

stccmp subss imul
outshrd jnle fsqrtsosd jnle psubq unpcklps
fnsave phaddsw psadbwidiv finit leave fincstp
fldz aaa fsubrbsf add sal cvtpi2pd ror smswretn
movntdq fstenv addsubpd not lidt fnflex emms
orpd rcpssxchg iss comisd rmovmskb hlt
rcld jnae movq xlatb cdq xor int
movwait scasw sar sub bts sgdt
clflush jrcxz pop pmuludq movlips movntpd
haddpdabs jp subps

X86 Opcode Reference

64-bit Edition

general, system, x87 FPU, MMX, SSE(1), SSE2, SSE3, SSSE3 opcodes

ref.x86asm.net

Advertisement

ISBN 9 78-80-254-2350-9



9 788025 423509

X86 Opcode Reference, 64-bit Edition

general, system, x87 FPU, MMX, SSE(1), SSE2, SSE3, SSSE3 opcodes

Copyright © MazeGen

First Edition, July 2008

Errata:

[http://ref.x86asm.net/errata/64\(opcode](http://ref.x86asm.net/errata/64(opcode)

Karel Lejska
Bayerova 8
Brno 60200
Czech Republic

Product or corporate names may be trademarks or registered trademarks, and are used only for identification and explanation, without intent to infringe.

For comments, suggestions, questions or bug reports, please contact
mazegen@gmail.com

For booking a computer-related ad in this reference, please contact
mazegen@gmail.com

Credits: Christian Ludloff, Martin Mocko (*vid*), Anthony Lopes, *Aquila*, *EliCZ*,
Cephelin

ISBN 978-80-254-2350-9

Quick Guide

- *mnemonic*: Instruction mnemonic itself. If the mnemonic is set up using *italic*, there is no official mnemonic and the present one is just a suggested one
- *op1-op4*: Up to four instruction operands. Implicit operands are set up using *italic*. Modified operands are **bold**. Implicit [RSP] operand is not indicated. If the *op4* column contains only three dots '...', there are more than four operands
- *pf*: Prefix value, or if Primary opcode is present, fixed extraordinary prefix
- *0F*: Dedicated for 0x0F two-byte prefix
- *po*: Primary opcode. Second opcode byte in case of multi-byte opcodes. +*r* means a register code, from 0 through 7, added to the value
- *so*: Secondary opcode. Fixed appended value to the primary opcode
- *o*: Register/Opcode field. Either the value of an opcode extension (values from 0 through 7) or *r* indicates that the ModR/M byte contains a register operand and an r/m operand
- *proc*: Indicates the instruction's introductory processor. If the column is empty, it means that the instruction is supported since first implementation of Intel EM64T architecture.
- *st*: Indicates how is the instruction documented in the Intel manuals. *D* means fully documented. *M* means documented only marginally. *U* undocumented at all. Empty column means *D*
- *m*: Indicates the mode in which is the instruction valid. Virtual-8086 Mode and SMM is not taken into account. *R* applies for real, protected and 64-bit mode. *P* applies for protected and 64-bit mode. *E* applies for 64-bit mode. If this column is empty, it means *R*
- *rl*: The ring level, which is the instruction valid from (3 or 0). *f* indicates that the level depends on further flag(s)
- *x*: For general instructions, *L* indicates that the instruction is basically valid with *LOCK* (0xF0) prefix. For x87 FPU instructions, *s* indicates that the opcode performs additional push of a value to the register stack, *p* indicates that the opcode performs additional pop of the register stack, *P* pops twice
- *iext*: The instruction extension group, which was the opcode released on
- *tested f, modif f, def f, undef f*: For RFlags register, indicates these flags using *odiszapc* pattern. Present flag fits in with the appropriate group. For x87 FPU flags, indicates these flags using *1234* x87 FPU flag pattern. Present flag fits in with the appropriate group.
- *f values*: For RFlags register, indicates the values of flags, which are always set or cleared, using case-sensitive *odiszapc* flag pattern. Lower-case flag means cleared flag, upper-case means set flag. For x87 FPU flags, indicates these flags using *1234* x87 FPU flag pattern. Present flag holds its value
- *description, notes*: Generic description

Visit <http://ref.x86asm.net> for detailed guide.

One-byte General and System Instructions

| pf | OF | po | so | o | proc | st | m | r1 | x | mnemonic | op1 | op2 | op3 | op4 | iext | tested | f | modif | f | def | f | undef | f | f values | description, notes |
|----|----|----|----|---|------|----|-----|-----------------------|-------------|----------|-----|-----|-----|-----|------|----------|----------|----------|----------|----------------------|----------------------|-------|---|--|--------------------|
| | 00 | | | | | L | ADD | r/m8, | | | | | | | | | o..szapc | o..szapc | | | | | | Add | |
| | 01 | | | | | L | ADD | r/m16/32/64, | r16/32/64 | | | | | | | | o..szapc | o..szapc | | | | | | Add | |
| | 02 | | | | | | ADD | r8, | r/m8 | | | | | | | | o..szapc | o..szapc | | | | | | Add | |
| | 03 | | | | | | ADD | r16/32/64, | r/m16/32/64 | | | | | | | | o..szapc | o..szapc | | | | | | Add | |
| | 04 | | | | | | ADD | AL, | imm8 | | | | | | | | o..szapc | o..szapc | | | | | | Add | |
| | 05 | | | | | | ADD | rAX, | imm16/32 | | | | | | | | o..szapc | o..szapc | | | | | | Add | |
| | 08 | | | | | L | OR | r/m8, | r8 | | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical Inclusive OR | | | | |
| | 09 | | | | | L | OR | r/m16/32/64, | r16/32/64 | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical Inclusive OR | | | | | |
| | 0A | | | | | | OR | r8, | r/m8 | | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical Inclusive OR | | | | |
| | 0B | | | | | | OR | r16/32/64, | r/m16/32/64 | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical Inclusive OR | | | | | |
| | 0C | | | | | | OR | AL, | imm8 | | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical Inclusive OR | | | | |
| | 0D | | | | | | OR | rAX, | imm16/32 | | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical Inclusive OR | | | | |
| | 0F | | | | | | | Two-byte Instructions | | | | | | | | | | | | | | | | | |
| | 10 | | | | | L | ADC | r/m8, | r8 | | | | | | | |c | o..szapc | o..szapc | | | | | | Add with Carry |
| | 11 | | | | | L | ADC | r/m16/32/64, | r16/32/64 | | | | | | |c | o..szapc | o..szapc | | | | | | Add with Carry | |
| | 12 | | | | | | ADC | r8, | r/m8 | | | | | | |c | o..szapc | o..szapc | | | | | | Add with Carry | |
| | 13 | | | | | | ADC | r16/32/64, | r/m16/32/64 | | | | | | |c | o..szapc | o..szapc | | | | | | Add with Carry | |
| | 14 | | | | | | ADC | AL, | imm8 | | | | | | |c | o..szapc | o..szapc | | | | | | Add with Carry | |
| | 15 | | | | | | ADC | rAX, | imm16/32 | | | | | | |c | o..szapc | o..szapc | | | | | | Add with Carry | |
| | 18 | | | | | L | SBB | r/m8, | r8 | | | | | | |c | o..szapc | o..szapc | | | | | | Integer Subtraction with Borrow | |
| | 19 | | | | | L | SBB | r/m16/32/64, | r16/32/64 | | | | | | |c | o..szapc | o..szapc | | | | | | Integer Subtraction with Borrow | |
| | 1A | | | | | | SBB | r8, | r/m8 | | | | | | |c | o..szapc | o..szapc | | | | | | Integer Subtraction with Borrow | |
| | 1B | | | | | | SBB | r16/32/64, | r/m16/32/64 | | | | | | |c | o..szapc | o..szapc | | | | | | Integer Subtraction with Borrow | |
| | 1C | | | | | | SBB | AL, | imm8 | | | | | | |c | o..szapc | o..szapc | | | | | | Integer Subtraction with Borrow | |
| | 1D | | | | | | SBB | rAX, | imm16/32 | | | | | | |c | o..szapc | o..szapc | | | | | | Integer Subtraction with Borrow | |
| | 20 | | | | | L | AND | r/m8, | r8 | | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical AND | | | | |
| | 21 | | | | | L | AND | r/m16/32/64, | r16/32/64 | | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical AND | | | | |
| | 22 | | | | | | AND | r8, | r/m8 | | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical AND | | | | |
| | 23 | | | | | | AND | r16/32/64, | r/m16/32/64 | | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical AND | | | | |
| | 24 | | | | | | AND | AL, | imm8 | | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical AND | | | | |
| | 25 | | | | | | AND | rAX, | imm16/32 | | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical AND | | | | |
| | 26 | | | | | E | | null | | | | | | | | | | | | | | | | Null Prefix in 64-bit Mode | |
| | 28 | | | | | L | SUB | r/m8, | r8 | | | | | | | | o..szapc | o..szapc | | | | | | Subtract | |
| | 29 | | | | | L | SUB | r/m16/32/64, | r16/32/64 | | | | | | | | o..szapc | o..szapc | | | | | | Subtract | |
| | 2A | | | | | | SUB | r8, | r/m8 | | | | | | | | o..szapc | o..szapc | | | | | | Subtract | |
| | 2B | | | | | | SUB | r16/32/64, | r/m16/32/64 | | | | | | | | o..szapc | o..szapc | | | | | | Subtract | |
| | 2C | | | | | | SUB | AL, | imm8 | | | | | | | | o..szapc | o..szapc | | | | | | Subtract | |
| | 2D | | | | | | SUB | rAX, | imm16/32 | | | | | | | | o..szapc | o..szapc | | | | | | Subtract | |
| | 2E | | | | | E | | undefined | | | | | | | | | | | | | | | | (branch hint prefixes have no effect in 64-bit mode) | |
| | 2E | | | | | E | | null | | | | | | | | | | | | | | | | Null Prefix in 64-bit Mode | |
| | 30 | | | | | L | XOR | r/m8, | r8 | | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical Exclusive OR | | | | |
| | 31 | | | | | L | XOR | r/m16/32/64, | r16/32/64 | | | | | | | | o..szapc | o..sz.pc |a.. | o.....c | Logical Exclusive OR | | | | |

