X86 Opcode and Instruction Reference Home

Other editions: coder32, coder, geek32, geek64, geek
32/64-bit ModR/M Byte | 32/64-bit SIB Byte
16-bit ModR/M Byte

one-byte opcodes index:

00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F
40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
60 61 62 63 64 65 66 67 68 69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7D 7E 7F
80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9E 9F
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF
C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF

two-byte opcodes (0F..) index:

00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F
40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
60 61 62 63 64 65 66 67 68 69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7D 7E 7F
80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9E 9F
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF
C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF
pf 0F po so o proc st m rl x mnemonic op1 op2 op3 op4 iext tested f modif f def f undef f f values description, notes                                        
00 r L ADD r/m8 r8 o..szapc o..szapc Add
01 r L ADD r/m16/32/64 r16/32/64 o..szapc o..szapc Add
02 r ADD r8 r/m8 o..szapc o..szapc Add
03 r ADD r16/32/64 r/m16/32/64 o..szapc o..szapc Add
04 ADD AL imm8 o..szapc o..szapc Add
05 ADD rAX imm16/32 o..szapc o..szapc Add
06 E invalid Invalid Instruction in 64-Bit Mode
07 E invalid Invalid Instruction in 64-Bit Mode
08 r L OR r/m8 r8 o..szapc o..sz.pc .....a.. o......c Logical Inclusive OR
09 r L OR r/m16/32/64 r16/32/64 o..szapc o..sz.pc .....a.. o......c Logical Inclusive OR
0A r OR r8 r/m8 o..szapc o..sz.pc .....a.. o......c Logical Inclusive OR
0B r OR r16/32/64 r/m16/32/64 o..szapc o..sz.pc .....a.. o......c Logical Inclusive OR
0C OR AL imm8 o..szapc o..sz.pc .....a.. o......c Logical Inclusive OR
0D OR rAX imm16/32 o..szapc o..sz.pc .....a.. o......c Logical Inclusive OR
0E E invalid Invalid Instruction in 64-Bit Mode
0F Two-byte Instructions
10 r L ADC r/m8 r8 .......c o..szapc o..szapc Add with Carry
11 r L ADC r/m16/32/64 r16/32/64 .......c o..szapc o..szapc Add with Carry
12 r ADC r8 r/m8 .......c o..szapc o..szapc Add with Carry
13 r ADC r16/32/64 r/m16/32/64 .......c o..szapc o..szapc Add with Carry
14 ADC AL imm8 .......c o..szapc o..szapc Add with Carry
15 ADC rAX imm16/32 .......c o..szapc o..szapc Add with Carry
16 E invalid Invalid Instruction in 64-Bit Mode
17 E invalid Invalid Instruction in 64-Bit Mode
18 r L SBB r/m8 r8 .......c o..szapc o..szapc Integer Subtraction with Borrow
19 r L SBB r/m16/32/64 r16/32/64 .......c o..szapc o..szapc Integer Subtraction with Borrow
1A r SBB r8 r/m8 .......c o..szapc o..szapc Integer Subtraction with Borrow
1B r SBB r16/32/64 r/m16/32/64 .......c o..szapc o..szapc Integer Subtraction with Borrow
1C SBB AL imm8 .......c o..szapc o..szapc Integer Subtraction with Borrow
1D SBB rAX imm16/32 .......c o..szapc o..szapc Integer Subtraction with Borrow
1E E invalid Invalid Instruction in 64-Bit Mode
1F E invalid Invalid Instruction in 64-Bit Mode
20 r L AND r/m8 r8 o..szapc o..sz.pc .....a.. o......c Logical AND
21 r L AND r/m16/32/64 r16/32/64 o..szapc o..sz.pc .....a.. o......c Logical AND
22 r AND r8 r/m8 o..szapc o..sz.pc .....a.. o......c Logical AND
23 r AND r16/32/64 r/m16/32/64 o..szapc o..sz.pc .....a.. o......c Logical AND
24 AND AL imm8 o..szapc o..sz.pc .....a.. o......c Logical AND
25 AND rAX imm16/32 o..szapc o..sz.pc .....a.. o......c Logical AND
26 E null Null Prefix in 64-bit Mode
27 E invalid Invalid Instruction in 64-Bit Mode
28 r L SUB r/m8 r8 o..szapc o..szapc Subtract
29 r L SUB r/m16/32/64 r16/32/64 o..szapc o..szapc Subtract
2A r SUB r8 r/m8 o..szapc o..szapc Subtract
2B r SUB r16/32/64 r/m16/32/64 o..szapc o..szapc Subtract
2C SUB AL imm8 o..szapc o..szapc Subtract
2D SUB rAX imm16/32 o..szapc o..szapc Subtract
2E E null Null Prefix in 64-bit Mode
2F E invalid Invalid Instruction in 64-Bit Mode
30 r L XOR r/m8 r8 o..szapc o..sz.pc .....a.. o......c Logical Exclusive OR
31 r L XOR r/m16/32/64 r16/32/64 o..szapc o..sz.pc .....a.. o......c Logical Exclusive OR
32 r XOR r8 r/m8 o..szapc o..sz.pc .....a.. o......c Logical Exclusive OR
33 r XOR r16/32/64 r/m16/32/64 o..szapc o..sz.pc .....a.. o......c Logical Exclusive OR
34 XOR AL imm8 o..szapc o..sz.pc .....a.. o......c Logical Exclusive OR
35 XOR rAX imm16/32 o..szapc o..sz.pc .....a.. o......c Logical Exclusive OR
36 E null Null Prefix in 64-bit Mode
37 E invalid Invalid Instruction in 64-Bit Mode
38 r CMP r/m8 r8 o..szapc o..szapc Compare Two Operands
39 r CMP r/m16/32/64 r16/32/64 o..szapc o..szapc Compare Two Operands
3A r CMP r8 r/m8 o..szapc o..szapc Compare Two Operands
3B r CMP r16/32/64 r/m16/32/64 o..szapc o..szapc Compare Two Operands
3C CMP AL imm8 o..szapc o..szapc Compare Two Operands
3D CMP rAX imm16/32 o..szapc o..szapc Compare Two Operands
3E E null Null Prefix in 64-bit Mode
3F E invalid Invalid Instruction in 64-Bit Mode
40 E REX Access to new 8-bit registers
41 E REX.B Extension of r/m field, base field, or opcode reg field
42 E REX.X Extension of SIB index field
43 E REX.XB REX.X and REX.B combination
44 E REX.R Extension of ModR/M reg field
45 E REX.RB REX.R and REX.B combination
46 E REX.RX REX.R and REX.X combination
47 E REX.RXB REX.R, REX.X and REX.B combination
48 E REX.W 64 Bit Operand Size
49 E REX.WB REX.W and REX.B combination
4A E REX.WX REX.W and REX.X combination
4B E REX.WXB REX.W, REX.X and REX.B combination
4C E REX.WR REX.W and REX.R combination
4D E REX.WRB REX.W, REX.R and REX.B combination
4E E REX.WRX REX.W, REX.R and REX.X combination
4F E REX.WRXB REX.W, REX.R, REX.X and REX.B combination
50+r E PUSH r64/16 Push Word, Doubleword or Quadword Onto the Stack
58+r E POP r64/16 Pop a Value from the Stack
60 E invalid Invalid Instruction in 64-Bit Mode
61 E invalid Invalid Instruction in 64-Bit Mode
62 E invalid Invalid Instruction in 64-Bit Mode
63 r E MOVSXD r32/64 r/m32 Move with Sign-Extension
64 FS FS FS segment override prefix
65 GS GS GS segment override prefix
66 no mnemonic Operand-size override prefix
66 M no mnemonic sse2 Precision-size override prefix
67 no mnemonic Address-size override prefix
68 PUSH imm16/32 Push Word, Doubleword or Quadword Onto the Stack
69 r IMUL r16/32/64 r/m16/32/64 imm16/32 o..szapc o......c ...szap. Signed Multiply
6A PUSH imm8 Push Word, Doubleword or Quadword Onto the Stack
6B r IMUL r16/32/64 r/m16/32/64 imm8 o..szapc o......c ...szap. Signed Multiply
6C f1 INS m8 DX .d...... Input from Port to String
INSB m8 DX
6D f1 INS m16 DX .d...... Input from Port to String
INSW m16 DX
6D f1 INS m16/32 DX .d...... Input from Port to String
INSD m32 DX
6E f1 OUTS DX m8 .d...... Output String to Port
OUTSB DX m8
6F f1 OUTS DX m16 .d...... Output String to Port
OUTSW DX m16
6F f1 OUTS DX m16/32 .d...... Output String to Port
OUTSD DX m32
70 JO rel8 o....... Jump short if overflow (OF=1)
71 JNO rel8 o....... Jump short if not overflow (OF=0)
72 JB rel8 .......c Jump short if below/not above or equal/carry (CF=1)
JNAE rel8
JC rel8
73 JNB rel8 .......c Jump short if not below/above or equal/not carry (CF=0)
JAE rel8
JNC rel8
74 JZ rel8 ....z... Jump short if zero/equal (ZF=1)
JE rel8
75 JNZ rel8 ....z... Jump short if not zero/not equal (ZF=0)
JNE rel8
76 JBE rel8 ....z..c Jump short if below or equal/not above (CF=1 OR ZF=1)
JNA rel8
77 JNBE rel8 ....z..c Jump short if not below or equal/above (CF=0 AND ZF=0)
JA rel8
78 JS rel8 ...s.... Jump short if sign (SF=1)
79 JNS rel8 ...s.... Jump short if not sign (SF=0)
7A JP rel8 ......p. Jump short if parity/parity even (PF=1)
JPE rel8
7B JNP rel8 ......p. Jump short if not parity/parity odd (PF=0)
JPO rel8
7C JL rel8 o..s.... Jump short if less/not greater (SF!=OF)
JNGE rel8
7D JNL rel8 o..s.... Jump short if not less/greater or equal (SF=OF)
JGE rel8
7E JLE rel8 o..sz... Jump short if less or equal/not greater ((ZF=1) OR (SF!=OF))
JNG rel8
7F JNLE rel8 o..sz... Jump short if not less nor equal/greater ((ZF=0) AND (SF=OF))
JG rel8
80 0 L ADD r/m8 imm8 o..szapc o..szapc Add
80 1 L OR r/m8 imm8 o..szapc o..sz.pc .....a.. o......c Logical Inclusive OR
80 2 L ADC r/m8 imm8 .......c o..szapc o..szapc Add with Carry
80 3 L SBB r/m8 imm8 .......c o..szapc o..szapc Integer Subtraction with Borrow
80 4 L AND r/m8 imm8 o..szapc o..sz.pc .....a.. o......c Logical AND
80 5 L SUB r/m8 imm8 o..szapc o..szapc Subtract
80 6 L XOR r/m8 imm8 o..szapc o..sz.pc .....a.. o......c Logical Exclusive OR
80 7 CMP r/m8 imm8 o..szapc o..szapc Compare Two Operands
81 0 L ADD r/m16/32/64 imm16/32 o..szapc o..szapc Add
81 1 L OR r/m16/32/64 imm16/32 o..szapc o..sz.pc .....a.. o......c Logical Inclusive OR
81 2 L ADC r/m16/32/64 imm16/32 .......c o..szapc o..szapc Add with Carry
81 3 L SBB r/m16/32/64 imm16/32 .......c o..szapc o..szapc Integer Subtraction with Borrow
81 4 L AND r/m16/32/64 imm16/32 o..szapc o..sz.pc .....a.. o......c Logical AND
81 5 L SUB r/m16/32/64 imm16/32 o..szapc o..szapc Subtract
81 6 L XOR r/m16/32/64 imm16/32 o..szapc o..sz.pc .....a.. o......c Logical Exclusive OR
81 7 CMP r/m16/32/64 imm16/32 o..szapc o..szapc Compare Two Operands
82 E invalid Invalid Instruction in 64-Bit Mode
83 0 L ADD r/m16/32/64 imm8 o..szapc o..szapc Add
83 1 L OR r/m16/32/64 imm8 o..szapc o..sz.pc .....a.. o......c Logical Inclusive OR
83 2 L ADC r/m16/32/64 imm8 .......c o..szapc o..szapc Add with Carry
83 3 L SBB r/m16/32/64 imm8 .......c o..szapc o..szapc Integer Subtraction with Borrow
83 4 L AND r/m16/32/64 imm8 o..szapc o..sz.pc .....a.. o......c Logical AND
83 5 L SUB r/m16/32/64 imm8 o..szapc o..szapc Subtract
83 6 L XOR r/m16/32/64 imm8 o..szapc o..sz.pc .....a.. o......c Logical Exclusive OR
83 7 CMP r/m16/32/64 imm8 o..szapc o..szapc Compare Two Operands
84 r TEST r/m8 r8 o..szapc o..sz.pc .....a.. o......c Logical Compare
85 r TEST r/m16/32/64 r16/32/64 o..szapc o..sz.pc .....a.. o......c Logical Compare
86 r L XCHG r8 r/m8 Exchange Register/Memory with Register
87 r L XCHG r16/32/64 r/m16/32/64 Exchange Register/Memory with Register
88 r MOV r/m8 r8 Move
89 r MOV r/m16/32/64 r16/32/64 Move
8A r MOV r8 r/m8 Move
8B r MOV r16/32/64 r/m16/32/64 Move
8C r MOV m16 Sreg Move
MOV r16/32/64 Sreg
8D r LEA r16/32/64 m Load Effective Address
8E r MOV Sreg r/m16 Move
8F 0 POP r/m16/32 Pop a Value from the Stack
8F 0 E POP r/m64/16 Pop a Value from the Stack
90+r XCHG r16/32/64 rAX Exchange Register/Memory with Register
90 D1 NOP No Operation
F3 90 PAUSE sse2 Spin Loop Hint
98 E CBW AX AL Convert
CWDE EAX AX
CDQE RAX EAX
99 E CWD DX AX Convert
CDQ EDX EAX
CQO RDX RAX
9A E invalid Invalid Instruction in 64-Bit Mode
9B FWAIT 0123 0123 Check pending unmasked floating-point exceptions
WAIT
9B no mnemonic 0123 0123 Wait Prefix
9C E PUSHF Flags Push rFLAGS Register onto the Stack
PUSHFQ RFlags
9D E POPF Flags Pop Stack into rFLAGS Register
POPFQ RFlags
9E D2 SAHF AH ...szapc ...szapc Store AH into Flags
9F D2 LAHF AH ...szapc Load Status Flags into AH Register
A0 MOV AL moffs8 Move
A1 MOV rAX moffs16/32/64 Move
A2 MOV moffs8 AL Move
A3 MOV moffs16/32/64 rAX Move
A4 MOVS m8 m8 .d...... Move Data from String to String
MOVSB m8 m8
A5 E MOVS m16/32/64 m16/32/64 .d...... Move Data from String to String
MOVSW m16 m16
MOVSD m32 m32
MOVSQ m64 m64
A6 CMPS m8 m8 .d...... o..szapc o..szapc Compare String Operands
CMPSB m8 m8
A7 E CMPS m16/32/64 m16/32/64 .d...... o..szapc o..szapc Compare String Operands
CMPSW m16 m16
CMPSD m32 m32
CMPSQ m64 m64
A8 TEST AL imm8 o..szapc o..sz.pc .....a.. o......c Logical Compare
A9 TEST rAX imm16/32 o..szapc o..sz.pc .....a.. o......c Logical Compare
AA STOS m8 AL .d...... Store String
STOSB m8 AL
AB E STOS m16/32/64 rAX .d...... Store String
STOSW m16 AX
STOSD m32 EAX
STOSQ m64 RAX
AC LODS AL m8 .d...... Load String
LODSB AL m8
AD E LODS rAX m16/32/64 .d...... Load String
LODSW AX m16
LODSD EAX m32
LODSQ RAX m64
AE SCAS m8 AL .d...... o..szapc o..szapc Scan String
SCASB m8 AL
AF E SCAS m16/32/64 rAX .d...... o..szapc o..szapc Scan String
SCASW m16 AX
SCASD m32 EAX
SCASQ m64 RAX
B0+r MOV r8 imm8 Move
B8+r MOV r16/32/64 imm16/32/64 Move
C0 0 ROL r/m8 imm8 o..szapc o..szapc o....... Rotate
C0 1 ROR r/m8 imm8 o..szapc o..szapc o....... Rotate
C0 2 RCL r/m8 imm8 .......c o..szapc o..szapc o....... Rotate
C0 3 RCR r/m8 imm8 .......c o..szapc o..szapc o....... Rotate
C0 4 SHL r/m8 imm8 o..szapc o..sz.pc o....a.c Shift
SAL r/m8 imm8
C0 5 SHR r/m8 imm8 o..szapc o..sz.pc o....a.c Shift
C0 6 U3 SAL r/m8 imm8 o..szapc o..sz.pc o....a.c Shift
SHL r/m8 imm8
C0 7 SAR r/m8 imm8 o..szapc o..sz.pc o....a.. Shift
C1 0 ROL r/m16/32/64 imm8 o..szapc o..szapc o....... Rotate
C1 1 ROR r/m16/32/64 imm8 o..szapc o..szapc o....... Rotate
C1 2 RCL r/m16/32/64 imm8 .......c o..szapc o..szapc o....... Rotate
C1 3 RCR r/m16/32/64 imm8 .......c o..szapc o..szapc o....... Rotate
C1 4 SHL r/m16/32/64 imm8 o..szapc o..sz.pc o....a.c Shift
SAL r/m16/32/64 imm8
C1 5 SHR r/m16/32/64 imm8 o..szapc o..sz.pc o....a.c Shift
C1 6 U3 SAL r/m16/32/64 imm8 o..szapc o..sz.pc o....a.c Shift
SHL r/m16/32/64 imm8
C1 7 SAR r/m16/32/64 imm8 o..szapc o..sz.pc o....a.. Shift
C2 RETN imm16 Return from procedure
C3 RETN Return from procedure
C4 E invalid Invalid Instruction in 64-Bit Mode
C5 E invalid Invalid Instruction in 64-Bit Mode
C6 0 MOV r/m8 imm8 Move
C7 0 MOV r/m16/32/64 imm16/32 Move
C8 E ENTER rBP imm16 imm8 Make Stack Frame for Procedure Parameters
C9 E LEAVE rBP High Level Procedure Exit
CA f RETF imm16 Return from procedure
CB f RETF Return from procedure
CC f INT 3 eFlags ..i..... ..i..... ..i..... Call to Interrupt Procedure
CD f INT imm8 eFlags ..i..... ..i..... ..i..... Call to Interrupt Procedure
CE f INTO eFlags o....... ..i..... ..i..... ..i..... Call to Interrupt Procedure
CF E f IRET Flags Interrupt Return
IRETD EFlags
IRETQ RFlags
D0 0 ROL r/m8 1 o..szapc o..szapc Rotate
D0 1 ROR r/m8 1 o..szapc o..szapc Rotate
D0 2 RCL r/m8 1 .......c o..szapc o..szapc Rotate
D0 3 RCR r/m8 1 .......c o..szapc o..szapc Rotate
D0 4 SHL r/m8 1 o..szapc o..sz.pc .....a.. Shift
SAL r/m8 1
D0 5 SHR r/m8 1 o..szapc o..sz.pc .....a.. Shift
D0 6 U3 SAL r/m8 1 o..szapc o..sz.pc .....a.. Shift
SHL r/m8 1
D0 7 SAR r/m8 1 o..szapc o..sz.pc .....a.. Shift
D1 0 ROL r/m16/32/64 1 o..szapc o..szapc Rotate
D1 1 ROR r/m16/32/64 1 o..szapc o..szapc Rotate
D1 2 RCL r/m16/32/64 1 .......c o..szapc o..szapc Rotate
D1 3 RCR r/m16/32/64 1 .......c o..szapc o..szapc Rotate
D1 4 SHL r/m16/32/64 1 o..szapc o..sz.pc .....a.. Shift
SAL r/m16/32/64 1
D1 5 SHR r/m16/32/64 1 o..szapc o..sz.pc .....a.. Shift
D1 6 U3 SAL r/m16/32/64 1 o..szapc o..sz.pc .....a.. Shift
SHL r/m16/32/64 1
D1 7 SAR r/m16/32/64 1 o..szapc o..sz.pc .....a.. Shift
D2 0 ROL r/m8 CL o..szapc o..szapc o....... Rotate
D2 1 ROR r/m8 CL o..szapc o..szapc o....... Rotate
D2 2 RCL r/m8 CL .......c o..szapc o..szapc o....... Rotate
D2 3 RCR r/m8 CL .......c o..szapc o..szapc o....... Rotate
D2 4 SHL r/m8 CL o..szapc o..sz.pc o....a.c Shift
SAL r/m8 CL
D2 5 SHR r/m8 CL o..szapc o..sz.pc o....a.c Shift
D2 6 U3 SAL r/m8 CL o..szapc o..sz.pc o....a.c Shift
SHL r/m8 CL
D2 7 SAR r/m8 CL o..szapc o..sz.pc o....a.. Shift
D3 0 ROL r/m16/32/64 CL o..szapc o..szapc o....... Rotate
D3 1 ROR r/m16/32/64 CL o..szapc o..szapc o....... Rotate
D3 2 RCL r/m16/32/64 CL .......c o..szapc o..szapc o....... Rotate
D3 3 RCR r/m16/32/64 CL .......c o..szapc o..szapc o....... Rotate
D3 4 SHL r/m16/32/64 CL o..szapc o..sz.pc o....a.c Shift
SAL r/m16/32/64 CL
D3 5 SHR r/m16/32/64 CL o..szapc o..sz.pc o....a.c Shift
D3 6 U3 SAL r/m16/32/64 CL o..szapc o..sz.pc o....a.c Shift
SHL r/m16/32/64 CL
D3 7 SAR r/m16/32/64 CL o..szapc o..sz.pc .....a.. Shift
D4 E invalid Invalid Instruction in 64-Bit Mode
D5 E invalid Invalid Instruction in 64-Bit Mode
D6 E invalid Invalid Instruction in 64-Bit Mode
D7 XLAT AL m8 Table Look-up Translation
XLATB AL m8
D8 0 FADD ST m32real 0123 .1.. 0.23 Add
FADD ST STi
D8 1 FMUL ST m32real 0123 .1.. 0.23 Multiply
FMUL ST STi
D8 2 FCOM ST STi/m32real 0123 0123 Compare Real
D8 D1 2 FCOM ST ST1 0123 0123 Compare Real
D8 3 p FCOMP ST STi/m32real 0123 0123 Compare Real and Pop
D8 D9 3 p FCOMP ST ST1 0123 0123 Compare Real and Pop
D8 4 FSUB ST m32real 0123 .1.. 0.23 Subtract
FSUB ST STi
D8 5 FSUBR ST m32real 0123 .1.. 0.23 Reverse Subtract
FSUBR ST STi
D8 6 FDIV ST m32real 0123 .1.. 0.23 Divide
FDIV ST STi
D8 7 FDIVR ST m32real 0123 .1.. 0.23 Reverse Divide
FDIVR ST STi
D9 0 s FLD ST STi/m32real 0123 .1.. 0.23 Load Floating Point Value
D9 1 FXCH ST STi 0123 .1.. 0.23 Exchange Register Contents
D9 C9 1 FXCH ST ST1 0123 .1.. 0.23 Exchange Register Contents
D9 2 FST m32real ST 0123 .1.. 0.23 Store Floating Point Value
D9 D0 2 FNOP 0123 0123 No Operation
D9 3 p FSTP m32real ST 0123 .1.. 0.23 Store Floating Point Value and Pop
D9 3 U9 p FSTP1 STi ST 0123 .1.. 0.23 Store Floating Point Value and Pop
D9 4 FLDENV m14/28 0123 0123 Load x87 FPU Environment
D9 E0 4 FCHS ST 0123 .1.. 0.23 Change Sign
D9 E1 4 FABS ST 0123 .1.. 0.23 Absolute Value
D9 E4 4 FTST ST 0123 0123 Test
D9 E5 4 FXAM ST 0123 0123 Examine
D9 5 FLDCW m16 0123 0123 Load x87 FPU Control Word
D9 E8 5 s FLD1 ST 0123 .1.. 0.23 Load Constant +1.0
D9 E9 5 s FLDL2T ST 0123 .1.. 0.23 Load Constant log210
D9 EA 5 s FLDL2E ST 0123 .1.. 0.23 Load Constant log2e
D9 EB 5 s FLDPI ST 0123 .1.. 0.23 Load Constant π
D9 EC 5 s FLDLG2 ST 0123 .1.. 0.23 Load Constant log102
D9 ED 5 s FLDLN2 ST 0123 .1.. 0.23 Load Constant loge2
D9 EE 5 s FLDZ ST 0123 .1.. 0.23 Load Constant +0.0
D9 6 FNSTENV m14/28 0123 0123 Store x87 FPU Environment
9B D9 6 FSTENV m14/28 0123 0123 Store x87 FPU Environment
D9 F0 6 F2XM1 ST 0123 .1.. 0.23 Compute 2x-1
D9 F1 6 p FYL2X ST1 ST 0123 .1.. 0.23 Compute y × log2x and Pop
D9 F2 6 s FPTAN ST 0123 .12. 0..3 Partial Tangent
D9 F3 6 p FPATAN ST1 ST 0123 .1.. 0.23 Partial Arctangent and Pop
D9 F4 6 s FXTRACT ST 0123 .1.. 0.23 Extract Exponent and Significand
D9 F5 6 FPREM1 ST ST1 0123 0123 IEEE Partial Remainder
D9 F6 6 FDECSTP 0123 .1.. 0.23 .0.. Decrement Stack-Top Pointer
D9 F7 6 FINCSTP 0123 .1.. 0.23 .0.. Increment Stack-Top Pointer
D9 7 FNSTCW m16 0123 0123 Store x87 FPU Control Word
9B D9 7 FSTCW m16 0123 0123 Store x87 FPU Control Word
D9 F8 7 FPREM ST ST1 0123 0123 Partial Remainder (for compatibility with i8087 and i287)
D9 F9 7 p FYL2XP1 ST1 ST 0123 .1.. 0.23 Compute y × log2(x+1) and Pop
D9 FA 7 FSQRT ST 0123 .1.. 0.23 Square Root
D9 FB 7 s FSINCOS ST 0123 .12. 0..3 Sine and Cosine
D9 FC 7 FRNDINT ST 0123 .1.. 0.23 Round to Integer
D9 FD 7 FSCALE ST ST1 0123 .1.. 0.23 Scale
D9 FE 7 FSIN ST 0123 .12. 0..3 Sine
D9 FF 7 FCOS ST 0123 .12. 0..3 Cosine
DA 0 FIADD ST m32int 0123 .1.. 0.23 Add
DA 0 FCMOVB ST STi .......c 0123 .1.. 0.23 FP Conditional Move - below (CF=1)
DA 1 FIMUL ST m32int 0123 .1.. 0.23 Multiply
DA 1 FCMOVE ST STi ....z... 0123 .1.. 0.23 FP Conditional Move - equal (ZF=1)
DA 2 FICOM ST m32int 0123 0123 Compare Integer
DA 2 FCMOVBE ST STi ....z... 0123 .1.. 0.23 FP Conditional Move - below or equal (CF=1 or ZF=1)
DA 3 p FICOMP ST m32int 0123 0123 Compare Integer and Pop
DA 3 FCMOVU ST STi ......p. 0123 .1.. 0.23 FP Conditional Move - unordered (PF=1)
DA 4 FISUB ST m32int 0123 .1.. 0.23 Subtract
DA 5 FISUBR ST m32int 0123 .1.. 0.23 Reverse Subtract
DA E9 5 P FUCOMPP ST ST1 0123 0123 Unordered Compare Floating Point Values and Pop Twice
DA 6 FIDIV ST m32int 0123 .1.. 0.23 Divide
DA 7 FIDIVR ST m32int 0123 .1.. 0.23 Reverse Divide
DB 0 s FILD ST m32int 0123 .1.. 0.23 Load Integer
DB 0 FCMOVNB ST STi .......c 0123 .1.. 0.23 FP Conditional Move - not below (CF=0)
DB 1 p FISTTP m32int ST sse3 0123 .1.. 0.23 .0.. Store Integer with Truncation and Pop
DB 1 FCMOVNE ST STi ....z... 0123 .1.. 0.23 FP Conditional Move - not equal (ZF=0)
DB 2 FIST m32int ST 0123 .1.. 0.23 Store Integer
DB 2 FCMOVNBE ST STi ....z... 0123 .1.. 0.23 FP Conditional Move - below or equal (CF=0 and ZF=0)
DB 3 p FISTP m32int ST 0123 .1.. 0.23 Store Integer and Pop
DB 3 FCMOVNU ST STi ......p. 0123 .1.. 0.23 FP Conditional Move - not unordered (PF=0)
DB E0 4 D6 FNENI nop Treated as Integer NOP
DB E1 4 D6 FNDISI nop Treated as Integer NOP
DB E2 4 FNCLEX 0123 0123 Clear Exceptions
9B DB E2 4 FCLEX 0123 0123 Clear Exceptions
DB E3 4 FNINIT 0123 0000 Initialize Floating-Point Unit
9B DB E3 4 FINIT 0123 0000 Initialize Floating-Point Unit
DB E4 4 D7 FNSETPM nop Treated as Integer NOP
DB 5 s FLD ST m80real 0123 .1.. 0.23 Load Floating Point Value
DB 5 FUCOMI ST STi o...z.pc .1.. o...z.pc .1.. o....... Unordered Compare Floating Point Values and Set EFLAGS
DB 6 FCOMI ST STi o...z.pc .1.. o...z.pc .1.. o....... Compare Floating Point Values and Set EFLAGS
DB 7 p FSTP m80real ST 0123 .1.. 0.23 Store Floating Point Value and Pop
DC 0 FADD ST m64real 0123 .1.. 0.23 Add
DC 0 FADD STi ST 0123 .1.. 0.23 Add
DC 1 FMUL ST m64real 0123 .1.. 0.23 Multiply
DC 1 FMUL STi ST 0123 .1.. 0.23 Multiply
DC 2 FCOM ST m64real 0123 0123 Compare Real
DC 2 U9 FCOM2 ST STi 0123 0123 Compare Real
DC 3 p FCOMP ST m64real 0123 0123 Compare Real and Pop
DC 3 U9 p FCOMP3 ST STi 0123 0123 Compare Real and Pop
DC 4 FSUB ST m64real 0123 .1.. 0.23 Subtract
DC 4 FSUBR STi ST 0123 .1.. 0.23 Reverse Subtract
DC 5 FSUBR ST m64real 0123 .1.. 0.23 Reverse Subtract
DC 5 FSUB STi ST 0123 .1.. 0.23 Subtract
DC 6 FDIV ST m64real 0123 .1.. 0.23 Divide
DC 6 FDIVR STi ST 0123 .1.. 0.23 Reverse Divide
DC 7 FDIVR ST m64real 0123 .1.. 0.23 Reverse Divide
DC 7 FDIV STi ST 0123 .1.. 0.23 Divide and Pop
DD 0 s FLD ST m64real 0123 .1.. 0.23 Load Floating Point Value
DD 0 FFREE STi 0123 0123 Free Floating-Point Register
DD 1 p FISTTP m64int ST sse3 0123 .1.. 0.23 .0.. Store Integer with Truncation and Pop
DD 1 U9 FXCH4 ST STi 0123 .1.. 0.23 Exchange Register Contents
DD 2 FST m64real ST 0123 .1.. 0.23 Store Floating Point Value
DD 2 FST ST STi 0123 .1.. 0.23 Store Floating Point Value
DD 3 p FSTP m64real ST 0123 .1.. 0.23 Store Floating Point Value and Pop
DD 3 p FSTP ST STi 0123 .1.. 0.23 Store Floating Point Value and Pop
DD 4 FRSTOR ST ST1 ST2 ... 0123 0123 Restore x87 FPU State
DD 4 FUCOM ST STi 0123 0123 Unordered Compare Floating Point Values
DD E1 4 FUCOM ST ST1 0123 0123 Unordered Compare Floating Point Values
DD 5 p FUCOMP ST STi 0123 0123 Unordered Compare Floating Point Values and Pop
DD E9 5 p FUCOMP ST ST1 0123 0123 Unordered Compare Floating Point Values and Pop
DD 6 FNSAVE m94/108 ST ST1 ... 0123 0123 0000 Store x87 FPU State
9B DD 6 FSAVE m94/108 ST ST1 ... 0123 0123 0000 Store x87 FPU State
DD 7 FNSTSW m16 0123 0123 Store x87 FPU Status Word
9B DD 7 FSTSW m16 0123 0123 Store x87 FPU Status Word
DE 0 FIADD ST m16int 0123 .1.. 0.23 Add
DE 0 p FADDP STi ST 0123 .1.. 0.23 Add and Pop
DE C1 0 p FADDP ST1 ST 0123 .1.. 0.23 Add and Pop
DE 1 FIMUL ST m16int 0123 .1.. 0.23 Multiply
DE 1 p FMULP STi ST 0123 .1.. 0.23 Multiply and Pop
DE C9 1 p FMULP ST1 ST 0123 .1.. 0.23 Multiply and Pop
DE 2 FICOM ST m16int 0123 0123 Compare Integer
DE 2 U9 p FCOMP5 ST STi 0123 0123 Compare Real and Pop
DE 3 p FICOMP ST m16int 0123 0123 Compare Integer and Pop
DE D9 3 P FCOMPP ST ST1 0123 0123 Compare Real and Pop Twice
DE 4 FISUB ST m16int 0123 .1.. 0.23 Subtract
DE 4 p FSUBRP STi ST 0123 .1.. 0.23 Reverse Subtract and Pop
DE E1 4 p FSUBRP ST1 ST 0123 .1.. 0.23 Reverse Subtract and Pop
DE 5 FISUBR ST m16int 0123 .1.. 0.23 Reverse Subtract
DE 5 p FSUBP STi ST 0123 .1.. 0.23 Subtract and Pop
DE E9 5 p FSUBP ST1 ST 0123 .1.. 0.23 Subtract and Pop
DE 6 FIDIV ST m16int 0123 .1.. 0.23 Divide
DE 6 p FDIVRP STi ST 0123 .1.. 0.23 Reverse Divide and Pop
DE F1 6 p FDIVRP ST1 ST 0123 .1.. 0.23 Reverse Divide and Pop
DE 7 FIDIVR ST m16int 0123 .1.. 0.23 Reverse Divide
DE 7 p FDIVP STi ST 0123 .1.. 0.23 Divide and Pop
DE F9 7 p FDIVP ST1 ST 0123 .1.. 0.23 Divide and Pop
DF 0 s FILD ST m16int 0123 .1.. 0.23 Load Integer
DF 0 D8 p FFREEP STi 0123 0123 Free Floating-Point Register and Pop
DF 1 p FISTTP m16int ST sse3 0123 .1.. 0.23 .0.. Store Integer with Truncation and Pop
DF 1 U9 FXCH7 ST STi 0123 .1.. 0.23 Exchange Register Contents
DF 2 FIST m16int ST 0123 .1.. 0.23 Store Integer
DF 2 U9 p FSTP8 STi ST 0123 .1.. 0.23 Store Floating Point Value and Pop
DF 3 p FISTP m16int ST 0123 .1.. 0.23 Store Integer and Pop
DF 3 U9 p FSTP9 STi ST 0123 .1.. 0.23 Store Floating Point Value and Pop
DF 4 s FBLD ST m80dec 0123 .1.. 0.23 Load Binary Coded Decimal
DF E0 4 FNSTSW AX 0123 0123 Store x87 FPU Status Word
9B DF E0 4 FSTSW AX 0123 0123 Store x87 FPU Status Word
DF 5 s FILD ST m64int 0123 .1.. 0.23 Load Integer
DF 5 p FUCOMIP ST STi o...z.pc .1.. o...z.pc .1.. o....... Unordered Compare Floating Point Values and Set EFLAGS and Pop
DF 6 p FBSTP m80dec ST 0123 .1.. 0.23 Store BCD Integer and Pop
DF 6 p FCOMIP ST STi o...z.pc .1.. o...z.pc .1.. o....... Compare Floating Point Values and Set EFLAGS and Pop
DF 7 p FISTP m64int ST 0123 .1.. 0.23 Store Integer and Pop
E0 D32 E LOOPNZ rCX rel8 ....z... Decrement count; Jump short if count!=0 and ZF=0
LOOPNE rCX rel8
E1 D32 E LOOPZ rCX rel8 ....z... Decrement count; Jump short if count!=0 and ZF=1
LOOPE rCX rel8
E2 D32 E LOOP rCX rel8 Decrement count; Jump short if count!=0
E3 D32 E JECXZ rel8 ECX Jump short if rCX register is 0
JRCXZ rel8 RCX
E4 f1 IN AL imm8 Input from Port
E5 f1 IN eAX imm8 Input from Port
E6 f1 OUT imm8 AL Output to Port
E7 f1 OUT imm8 eAX Output to Port
E8 D32 CALL rel16/32 Call Procedure
E9 D32 JMP rel16/32 Jump
EA E invalid Invalid Instruction in 64-Bit Mode
EB JMP rel8 Jump
EC f1 IN AL DX Input from Port
ED f1 IN eAX DX Input from Port
EE f1 OUT DX AL Output to Port
EF f1 OUT DX eAX Output to Port
F0 LOCK Assert LOCK# Signal Prefix
F1 D4 undefined Undefined and Reserved; Does not Generate #UD
F1 U10 INT1 eFlags ..i..... ..i..... ..i..... Call to Interrupt Procedure
ICEBP eFlags
F2 D11 E REPNZ rCX ....z... Repeat String Operation Prefix
REPNE rCX
F2 U11 E REP rCX Repeat String Operation Prefix
F2 M no mnemonic sse2 Scalar Double-precision Prefix
F3 D11 E REPZ rCX ....z... Repeat String Operation Prefix
REPE rCX
F3 D11 E REP rCX Repeat String Operation Prefix
F3 M no mnemonic sse1 Scalar Single-precision Prefix
F4 0 HLT Halt
F5 CMC .......c .......c .......c Complement Carry Flag
F6 0 TEST r/m8 imm8 o..szapc o..sz.pc .....a.. o......c Logical Compare
F6 1 U12 TEST r/m8 imm8 o..szapc o..sz.pc .....a.. o......c Logical Compare
F6 2 L NOT r/m8 One's Complement Negation
F6 3 L NEG r/m8 o..szapc o..szapc Two's Complement Negation
F6 4 MUL AX AL r/m8 o..szapc o......c ...szap. Unsigned Multiply
F6 5 IMUL AX AL r/m8 o..szapc o......c ...szap. Signed Multiply
F6 6 DIV AL AH AX r/m8 o..szapc o..szapc Unsigned Divide
F6 7 IDIV AL AH AX r/m8 o..szapc o..szapc Signed Divide
F7 0 TEST r/m16/32/64 imm16/32 o..szapc o..sz.pc .....a.. o......c Logical Compare
F7 1 U12 TEST r/m16/32/64 imm16/32 o..szapc o..sz.pc .....a.. o......c Logical Compare
F7 2 L NOT r/m16/32/64 One's Complement Negation
F7 3 L NEG r/m16/32/64 o..szapc o..szapc Two's Complement Negation
F7 4 MUL rDX rAX r/m16/32/64 o..szapc o......c ...szap. Unsigned Multiply
F7 5 IMUL rDX rAX r/m16/32/64 o..szapc o......c ...szap. Signed Multiply
F7 6 DIV rDX rAX r/m16/32/64 o..szapc o..szapc Unsigned Divide
F7 7 IDIV rDX rAX r/m16/32/64 o..szapc o..szapc Signed Divide
F8 CLC .......c .......c .......c Clear Carry Flag
F9 STC .......c .......c .......C Set Carry Flag
FA f1 CLI ..i..... ..i..... ..i..... Clear Interrupt Flag
FB f1 STI ..i..... ..i..... ..I..... Set Interrupt Flag
FC CLD .d...... .d...... .d...... Clear Direction Flag
FD STD .d...... .d...... .D...... Set Direction Flag
FE 0 L INC r/m8 o..szap. o..szap. Increment by 1
FE 1 L DEC r/m8 o..szap. o..szap. Decrement by 1
FF 0 L INC r/m16/32/64 o..szap. o..szap. Increment by 1
FF 1 L DEC r/m16/32/64 o..szap. o..szap. Decrement by 1
FF 2 CALL r/m16/32 Call Procedure
FF 2 D32 E CALL r/m64 Call Procedure
FF 3 D13 CALLF m16:16/32/64 Call Procedure
FF 4 JMP r/m16/32 Jump
FF 4 D32 E JMP r/m64 Jump
FF 5 D13 JMPF m16:16/32/64 Jump
FF 6 PUSH r/m16/32 Push Word, Doubleword or Quadword Onto the Stack
FF 6 E PUSH r/m64/16 Push Word, Doubleword or Quadword Onto the Stack
pf 0F po so o proc st m rl x mnemonic op1 op2 op3 op4 iext tested f modif f def f undef f f values description, notes                                        
0F 00 0 P SLDT m16 LDTR Store Local Descriptor Table Register
SLDT r16/32/64 LDTR
0F 00 1 P STR m16 TR Store Task Register
STR r16/32/64 TR
0F 00 2 P 0 LLDT LDTR r/m16 Load Local Descriptor Table Register
0F 00 3 P 0 LTR TR r/m16 Load Task Register
0F 00 4 P VERR r/m16 ....z... ....z... Verify a Segment for Reading
0F 00 5 P VERW r/m16 ....z... ....z... Verify a Segment for Writing
0F 01 0 SGDT m GDTR Store Global Descriptor Table Register
0F 01 C1 0 D33 P 0 VMCALL vmx o..szapc o..szapc Call to VM Monitor
0F 01 C2 0 D33 P 0 VMLAUNCH vmx o..szapc o..szapc Launch Virtual Machine
0F 01 C3 0 D33 P 0 VMRESUME vmx o..szapc o..szapc Resume Virtual Machine
0F 01 C4 0 D33 P 0 VMXOFF vmx o..szapc o..szapc Leave VMX Operation
0F 01 1 SIDT m IDTR Store Interrupt Descriptor Table Register
0F 01 C8 1 0 MONITOR m8 ECX EDX sse3 Set Up Monitor Address
0F 01 C9 1 0 MWAIT EAX ECX sse3 Monitor Wait
0F 01 2 0 LGDT GDTR m Load Global Descriptor Table Register
0F 01 D0 2 C2++ XGETBV EDX EAX ECX XCR Get Value of Extended Control Register
0F 01 D1 2 C2++ 0 XSETBV XCR ECX EDX EAX Set Extended Control Register
0F 01 3 0 LIDT IDTR m Load Interrupt Descriptor Table Register
0F 01 4 D14 SMSW m16 MSW Store Machine Status Word
SMSW r16/32/64 MSW
0F 01 6 0 LMSW MSW r/m16 Load Machine Status Word
0F 01 7 0 INVLPG m Invalidate TLB Entry
0F 01 F8 7 E 0 SWAPGS GS IA32_KERNEL_… Swap GS Base Register
0F 01 F9 7 C7+ f2 RDTSCP EAX EDX ECX ... Read Time-Stamp Counter and Processor ID
0F 02 r P LAR r16/32/64 m16 ....z... ....z... Load Access Rights Byte
LAR r16/32/64 r16/32
0F 03 r P LSL r16/32/64 m16 ....z... ....z... Load Segment Limit
LSL r16/32/64 r16/32
0F 05 D15 E SYSCALL RCX R11 SS ... Fast System Call
0F 06 0 CLTS CR0 Clear Task-Switched Flag in CR0
0F 07 E 0 SYSRET SS EFlags R11 ... Return From Fast System Call
0F 08 0 INVD Invalidate Internal Caches
0F 09 0 WBINVD Write Back and Invalidate Cache
0F 0B UD2 Undefined Instruction
0F 0D M16 NOP r/m16/32 No Operation
0F 10 r MOVUPS xmm xmm/m128 sse1 Move Unaligned Packed Single-FP Values
F3 0F 10 r MOVSS xmm xmm/m32 sse1 Move Scalar Single-FP Values
66 0F 10 r MOVUPD xmm xmm/m128 sse2 Move Unaligned Packed Double-FP Value
F2 0F 10 r MOVSD xmm xmm/m64 sse2 Move Scalar Double-FP Value
0F 11 r MOVUPS xmm/m128 xmm sse1 Move Unaligned Packed Single-FP Values
F3 0F 11 r MOVSS xmm/m32 xmm sse1 Move Scalar Single-FP Values
66 0F 11 r MOVUPD xmm/m128 xmm sse2 Move Unaligned Packed Double-FP Values
F2 0F 11 r MOVSD xmm/m64 xmm sse2 Move Scalar Double-FP Value
0F 12 r MOVHLPS xmm xmm sse1 Move Packed Single-FP Values High to Low
0F 12 r MOVLPS xmm m64 sse1 Move Low Packed Single-FP Values
66 0F 12 r MOVLPD xmm m64 sse2 Move Low Packed Double-FP Value
F2 0F 12 r MOVDDUP xmm xmm/m64 sse3 Move One Double-FP and Duplicate
F3 0F 12 r MOVSLDUP xmm xmm/m64 sse3 Move Packed Single-FP Low and Duplicate
0F 13 r MOVLPS m64 xmm sse1 Move Low Packed Single-FP Values
66 0F 13 r MOVLPD m64 xmm sse2 Move Low Packed Double-FP Value
0F 14 r UNPCKLPS xmm xmm/m64 sse1 Unpack and Interleave Low Packed Single-FP Values
66 0F 14 r UNPCKLPD xmm xmm/m128 sse2 Unpack and Interleave Low Packed Double-FP Values
0F 15 r UNPCKHPS xmm xmm/m64 sse1 Unpack and Interleave High Packed Single-FP Values
66 0F 15 r UNPCKHPD xmm xmm/m128 sse2 Unpack and Interleave High Packed Double-FP Values
0F 16 r MOVLHPS xmm xmm sse1 Move Packed Single-FP Values Low to High
0F 16 r MOVHPS xmm m64 sse1 Move High Packed Single-FP Values
66 0F 16 r MOVHPD xmm m64 sse2 Move High Packed Double-FP Value
F3 0F 16 r MOVSHDUP xmm xmm/m64 sse3 Move Packed Single-FP High and Duplicate
0F 17 r MOVHPS m64 xmm sse1 Move High Packed Single-FP Values
66 0F 17 r MOVHPD m64 xmm sse2 Move High Packed Double-FP Value
0F 18 0 PREFETCHNTA m8 sse1 Prefetch Data Into Caches
0F 18 1 PREFETCHT0 m8 sse1 Prefetch Data Into Caches
0F 18 2 PREFETCHT1 m8 sse1 Prefetch Data Into Caches
0F 18 3 PREFETCHT2 m8 sse1 Prefetch Data Into Caches
0F 18 4 M17 HINT_NOP r/m16/32 Hintable NOP
0F 18 5 M17 HINT_NOP r/m16/32 Hintable NOP
0F 18 6 M17 HINT_NOP r/m16/32 Hintable NOP
0F 18 7 M17 HINT_NOP r/m16/32 Hintable NOP
0F 19 M17 HINT_NOP r/m16/32 Hintable NOP
0F 1A M17 HINT_NOP r/m16/32 Hintable NOP
0F 1B M17 HINT_NOP r/m16/32 Hintable NOP
0F 1C M17 HINT_NOP r/m16/32 Hintable NOP
0F 1D M17 HINT_NOP r/m16/32 Hintable NOP
0F 1E M17 HINT_NOP r/m16/32 Hintable NOP
0F 1F 0 NOP r/m16/32 No Operation
0F 1F 1 M17 HINT_NOP r/m16/32 Hintable NOP
0F 1F 2 M17 HINT_NOP r/m16/32 Hintable NOP
0F 1F 3 M17 HINT_NOP r/m16/32 Hintable NOP
0F 1F 4 M17 HINT_NOP r/m16/32 Hintable NOP
0F 1F 5 M17 HINT_NOP r/m16/32 Hintable NOP
0F 1F 6 M17 HINT_NOP r/m16/32 Hintable NOP
0F 1F 7 M17 HINT_NOP r/m16/32 Hintable NOP
0F 20 r E 0 MOV r64 CRn o..szapc o..szapc Move to/from Control Registers
0F 20 r U18 E 0 MOV r64 CRn o..szapc o..szapc Move to/from Control Registers
0F 21 r E 0 MOV r64 DRn o..szapc o..szapc Move to/from Debug Registers
0F 21 r U18 E 0 MOV r64 DRn o..szapc o..szapc Move to/from Debug Registers
0F 22 r E 0 MOV CRn r64 o..szapc o..szapc Move to/from Control Registers
0F 22 r U18 E 0 MOV CRn r64 o..szapc o..szapc Move to/from Control Registers
0F 23 r E 0 MOV DRn r64 o..szapc o..szapc Move to/from Debug Registers
0F 23 r U18 E 0 MOV DRn r64 o..szapc o..szapc Move to/from Debug Registers
0F 28 r MOVAPS xmm xmm/m128 sse1 Move Aligned Packed Single-FP Values
66 0F 28 r MOVAPD xmm xmm/m128 sse2 Move Aligned Packed Double-FP Values
0F 29 r MOVAPS xmm/m128 xmm sse1 Move Aligned Packed Single-FP Values
66 0F 29 r MOVAPD xmm/m128 xmm sse2 Move Aligned Packed Double-FP Values
0F 2A r CVTPI2PS xmm mm/m64 sse1 Convert Packed DW Integers to Single-FP Values
F3 0F 2A r CVTSI2SS xmm r/m32/64 sse1 Convert DW Integer to Scalar Single-FP Value
66 0F 2A r CVTPI2PD xmm mm/m64 sse2 Convert Packed DW Integers to Double-FP Values
F2 0F 2A r CVTSI2SD xmm r/m32/64 sse2 Convert DW Integer to Scalar Double-FP Value
0F 2B r MOVNTPS m128 xmm sse1 Store Packed Single-FP Values Using Non-Temporal Hint
66 0F 2B r MOVNTPD m128 xmm sse2 Store Packed Double-FP Values Using Non-Temporal Hint
0F 2C r CVTTPS2PI mm xmm/m64 sse1 Convert with Trunc. Packed Single-FP Values to DW Integers
F3 0F 2C r CVTTSS2SI r32/64 xmm/m32 sse1 Convert with Trunc. Scalar Single-FP Value to DW Integer
66 0F 2C r CVTTPD2PI mm xmm/m128 sse2 Convert with Trunc. Packed Double-FP Values to DW Integers
F2 0F 2C r CVTTSD2SI r32/64 xmm/m64 sse2 Conv. with Trunc. Scalar Double-FP Value to Signed DW Int
0F 2D r CVTPS2PI mm xmm/m64 sse1 Convert Packed Single-FP Values to DW Integers
F3 0F 2D r CVTSS2SI r32/64 xmm/m32 sse1 Convert Scalar Single-FP Value to DW Integer
66 0F 2D r CVTPD2PI mm xmm/m128 sse2 Convert Packed Double-FP Values to DW Integers
F2 0F 2D r CVTSD2SI r32/64 xmm/m64 sse2 Convert Scalar Double-FP Value to DW Integer
0F 2E r UCOMISS xmm xmm/m32 sse1 ....z.pc ....z.pc Unordered Compare Scalar Single-FP Values and Set EFLAGS
66 0F 2E r UCOMISD xmm xmm/m64 sse2 ....z.pc ....z.pc Unordered Compare Scalar Double-FP Values and Set EFLAGS
0F 2F r COMISS xmm xmm/m32 sse1 ....z.pc ....z.pc Compare Scalar Ordered Single-FP Values and Set EFLAGS
66 0F 2F r COMISD xmm xmm/m64 sse2 ....z.pc ....z.pc Compare Scalar Ordered Double-FP Values and Set EFLAGS
0F 30 0 WRMSR MSR rCX rAX rDX Write to Model Specific Register
0F 31 f2 RDTSC EAX EDX IA32_TIME_S… Read Time-Stamp Counter
0F 32 0 RDMSR rAX rDX rCX MSR Read from Model Specific Register
0F 33 f3 RDPMC EAX EDX PMC Read Performance-Monitoring Counters
0F 34 D19 E SYSENTER SS RSP IA32_SYSENT… ... ..i..... ..i..... ..i..... Fast System Call
0F 35 D20 P 0 SYSEXIT SS eSP IA32_SYSENT… ... Fast Return from Fast System Call
0F 37 C2++ D21 GETSEC EAX smx GETSEC Leaf Functions
66 0F 38 80 r C2++ D33 E 0 INVEPT r64 m128 vmx o..szapc o..szapc Invalidate Translations Derived from EPT
66 0F 38 81 r C2++ D33 E 0 INVVPID r64 m128 vmx o..szapc o..szapc Invalidate Translations Based on VPID
0F 38 F0 r C2++ MOVBE r16/32/64 m16/32/64 Move Data After Swapping Bytes
F2 0F 38 F0 r C2++ D34 CRC32 r32/64 r/m8 sse42 Accumulate CRC32 Value
0F 38 F1 r C2++ MOVBE m16/32/64 r16/32/64 Move Data After Swapping Bytes
F2 0F 38 F1 r C2++ D34 CRC32 r32/64 r/m16/32/64 sse42 Accumulate CRC32 Value
66 0F 3A 08 r C2++ D34 ROUNDPS xmm xmm/m128 imm8 sse41 Round Packed Single-FP Values
66 0F 3A 09 r C2++ D34 ROUNDPD xmm xmm/m128 imm8 sse41 Round Packed Double-FP Values
66 0F 3A 0A r C2++ D34 ROUNDSS xmm xmm/m32 imm8 sse41 Round Scalar Single-FP Values
66 0F 3A 0B r C2++ D34 ROUNDSD xmm xmm/m64 imm8 sse41 Round Scalar Double-FP Values
66 0F 3A 0C r C2++ D34 BLENDPS xmm xmm/m128 imm8 sse41 Blend Packed Single-FP Values
66 0F 3A 0D r C2++ D34 BLENDPD xmm xmm/m128 imm8 sse41 Blend Packed Double-FP Values
66 0F 3A 0E r C2++ D34 PBLENDW xmm xmm/m128 imm8 sse41 Blend Packed Words
0F 3A 0F r C2+ PALIGNR mm mm/m64 ssse3 Packed Align Right
66 0F 3A 0F r C2+ PALIGNR xmm xmm/m128 ssse3 Packed Align Right
66 0F 3A 14 r C2++ D34 PEXTRB m8 xmm imm8 sse41 Extract Byte
PEXTRB r32/64 xmm imm8
66 0F 3A 15 r C2++ D34 PEXTRW m16 xmm imm8 sse41 Extract Word
PEXTRW r32/64 xmm imm8
66 0F 3A 16 r C2++ D34 PEXTRD r/m32 xmm imm8 sse41 Extract Dword/Qword
PEXTRQ r/m64 xmm imm8
66 0F 3A 17 r C2++ D34 EXTRACTPS r/m32 xmm imm8 sse41 Extract Packed Single-FP Value
66 0F 3A 20 r C2++ D34 PINSRB xmm m8 imm8 sse41 Insert Byte
PINSRB xmm r32/64 imm8
66 0F 3A 21 r C2++ D34 INSERTPS xmm m32 imm8 sse41 Insert Packed Single-FP Value
INSERTPS xmm xmm imm8
66 0F 3A 22 r C2++ D34 PINSRD xmm r/m32 imm8 sse41 Insert Dword/Qword
PINSRQ xmm r/m64 imm8
66 0F 3A 40 r C2++ D34 DPPS xmm xmm/m128 sse41 Dot Product of Packed Single-FP Values
66 0F 3A 41 r C2++ D34 DPPD xmm xmm/m128 sse41 Dot Product of Packed Double-FP Values
66 0F 3A 42 r C2++ D34 MPSADBW xmm xmm/m128 imm8 sse41 Compute Multiple Packed Sums of Absolute Difference
66 0F 3A 60 r C2++ D34 PCMPESTRM XMM0 xmm xmm/m128 ... sse42 o..szapc o..szapc .....ap. Packed Compare Explicit Length Strings, Return Mask
66 0F 3A 61 r C2++ D34 PCMPESTRI rCX xmm xmm/m128 ... sse42 o..szapc o..szapc .....ap. Packed Compare Explicit Length Strings, Return Index
66 0F 3A 62 r C2++ D34 PCMPISTRM XMM0 xmm xmm/m128 imm8 sse42 o..szapc o..szapc .....ap. Packed Compare Implicit Length Strings, Return Mask
66 0F 3A 63 r C2++ D34 PCMPISTRI rCX xmm xmm/m128 imm8 sse42 o..szapc o..szapc .....ap. Packed Compare Implicit Length Strings, Return Index
0F 40 r D23 CMOVO r16/32/64 r/m16/32/64 o....... Conditional Move - overflow (OF=1)
0F 41 r D23 CMOVNO r16/32/64 r/m16/32/64 o....... Conditional Move - not overflow (OF=0)
0F 42 r D23 CMOVB r16/32/64 r/m16/32/64 .......c Conditional Move - below/not above or equal/carry (CF=1)
CMOVNAE r16/32/64 r/m16/32/64
CMOVC r16/32/64 r/m16/32/64
0F 43 r D23 CMOVNB r16/32/64 r/m16/32/64 .......c Conditional Move - not below/above or equal/not carry (CF=0)
CMOVAE r16/32/64 r/m16/32/64
CMOVNC r16/32/64 r/m16/32/64
0F 44 r D23 CMOVZ r16/32/64 r/m16/32/64 ....z... Conditional Move - zero/equal (ZF=1)
CMOVE r16/32/64 r/m16/32/64
0F 45 r D23 CMOVNZ r16/32/64 r/m16/32/64 ....z... Conditional Move - not zero/not equal (ZF=0)
CMOVNE r16/32/64 r/m16/32/64
0F 46 r D23 CMOVBE r16/32/64 r/m16/32/64 ....z..c Conditional Move - below or equal/not above (CF=1 OR ZF=1)
CMOVNA r16/32/64 r/m16/32/64
0F 47 r D23 CMOVNBE r16/32/64 r/m16/32/64 ....z..c Conditional Move - not below or equal/above (CF=0 AND ZF=0)
CMOVA r16/32/64 r/m16/32/64
0F 48 r D23 CMOVS r16/32/64 r/m16/32/64 ...s.... Conditional Move - sign (SF=1)
0F 49 r D23 CMOVNS r16/32/64 r/m16/32/64 ...s.... Conditional Move - not sign (SF=0)
0F 4A r D23 CMOVP r16/32/64 r/m16/32/64 ......p. Conditional Move - parity/parity even (PF=1)
CMOVPE r16/32/64 r/m16/32/64
0F 4B r D23 CMOVNP r16/32/64 r/m16/32/64 ......p. Conditional Move - not parity/parity odd (PF=0)
CMOVPO r16/32/64 r/m16/32/64
0F 4C r D23 CMOVL r16/32/64 r/m16/32/64 o..s.... Conditional Move - less/not greater (SF!=OF)
CMOVNGE r16/32/64 r/m16/32/64
0F 4D r D23 CMOVNL r16/32/64 r/m16/32/64 o..s.... Conditional Move - not less/greater or equal (SF=OF)
CMOVGE r16/32/64 r/m16/32/64
0F 4E r D23 CMOVLE r16/32/64 r/m16/32/64 o..sz... Conditional Move - less or equal/not greater ((ZF=1) OR (SF!=OF))
CMOVNG r16/32/64 r/m16/32/64
0F 4F r D23 CMOVNLE r16/32/64 r/m16/32/64 o..sz... Conditional Move - not less nor equal/greater ((ZF=0) AND (SF=OF))
CMOVG r16/32/64 r/m16/32/64
0F 50 r MOVMSKPS r32/64 xmm sse1 Extract Packed Single-FP Sign Mask
66 0F 50 r MOVMSKPD r32/64 xmm sse2 Extract Packed Double-FP Sign Mask
0F 51 r SQRTPS xmm xmm/m128 sse1 Compute Square Roots of Packed Single-FP Values
F3 0F 51 r SQRTSS xmm xmm/m32 sse1 Compute Square Root of Scalar Single-FP Value
66 0F 51 r SQRTPD xmm xmm/m128 sse2 Compute Square Roots of Packed Double-FP Values
F2 0F 51 r SQRTSD xmm xmm/m64 sse2 Compute Square Root of Scalar Double-FP Value
0F 52 r RSQRTPS xmm xmm/m128 sse1 Compute Recipr. of Square Roots of Packed Single-FP Values
F3 0F 52 r RSQRTSS xmm xmm/m32 sse1 Compute Recipr. of Square Root of Scalar Single-FP Value
0F 53 r RCPPS xmm xmm/m128 sse1 Compute Reciprocals of Packed Single-FP Values
F3 0F 53 r RCPSS xmm xmm/m32 sse1 Compute Reciprocal of Scalar Single-FP Values
0F 54 r ANDPS xmm xmm/m128 sse1 Bitwise Logical AND of Packed Single-FP Values
66 0F 54 r ANDPD xmm xmm/m128 sse2 Bitwise Logical AND of Packed Double-FP Values
0F 55 r ANDNPS xmm xmm/m128 sse1 Bitwise Logical AND NOT of Packed Single-FP Values
66 0F 55 r ANDNPD xmm xmm/m128 sse2 Bitwise Logical AND NOT of Packed Double-FP Values
0F 56 r ORPS xmm xmm/m128 sse1 Bitwise Logical OR of Single-FP Values
66 0F 56 r ORPD xmm xmm/m128 sse2 Bitwise Logical OR of Double-FP Values
0F 57 r XORPS xmm xmm/m128 sse1 Bitwise Logical XOR for Single-FP Values
66 0F 57 r XORPD xmm xmm/m128 sse2 Bitwise Logical XOR for Double-FP Values
0F 58 r ADDPS xmm xmm/m128 sse1 Add Packed Single-FP Values
F3 0F 58 r ADDSS xmm xmm/m32 sse1 Add Scalar Single-FP Values
66 0F 58 r ADDPD xmm xmm/m128 sse2 Add Packed Double-FP Values
F2 0F 58 r ADDSD xmm xmm/m64 sse2 Add Scalar Double-FP Values
0F 59 r MULPS xmm xmm/m128 sse1 Multiply Packed Single-FP Values
F3 0F 59 r MULSS xmm xmm/m32 sse1 Multiply Scalar Single-FP Value
66 0F 59 r MULPD xmm xmm/m128 sse2 Multiply Packed Double-FP Values
F2 0F 59 r MULSD xmm xmm/m64 sse2 Multiply Scalar Double-FP Values
0F 5A r CVTPS2PD xmm xmm/m128 sse2 Convert Packed Single-FP Values to Double-FP Values
66 0F 5A r CVTPD2PS xmm xmm/m128 sse2 Convert Packed Double-FP Values to Single-FP Values
F3 0F 5A r CVTSS2SD xmm xmm/m32 sse2 Convert Scalar Single-FP Value to Scalar Double-FP Value
F2 0F 5A r CVTSD2SS xmm xmm/m64 sse2 Convert Scalar Double-FP Value to Scalar Single-FP Value
0F 5B r CVTDQ2PS xmm xmm/m128 sse2 Convert Packed DW Integers to Single-FP Values
66 0F 5B r CVTPS2DQ xmm xmm/m128 sse2 Convert Packed Single-FP Values to DW Integers
F3 0F 5B r CVTTPS2DQ xmm xmm/m128 sse2 Convert with Trunc. Packed Single-FP Values to DW Integers
0F 5C r SUBPS xmm xmm/m128 sse1 Subtract Packed Single-FP Values
F3 0F 5C r SUBSS xmm xmm/m32 sse1 Subtract Scalar Single-FP Values
66 0F 5C r SUBPD xmm xmm/m128 sse2 Subtract Packed Double-FP Values
F2 0F 5C r SUBSD xmm xmm/m64 sse2 Subtract Scalar Double-FP Values
0F 5D r MINPS xmm xmm/m128 sse1 Return Minimum Packed Single-FP Values
F3 0F 5D r MINSS xmm xmm/m32 sse1 Return Minimum Scalar Single-FP Value
66 0F 5D r MINPD xmm xmm/m128 sse2 Return Minimum Packed Double-FP Values
F2 0F 5D r MINSD xmm xmm/m64 sse2 Return Minimum Scalar Double-FP Value
0F 5E r DIVPS xmm xmm/m128 sse1 Divide Packed Single-FP Values
F3 0F 5E r DIVSS xmm xmm/m32 sse1 Divide Scalar Single-FP Values
66 0F 5E r DIVPD xmm xmm/m128 sse2 Divide Packed Double-FP Values
F2 0F 5E r DIVSD xmm xmm/m64 sse2 Divide Scalar Double-FP Values
0F 5F r MAXPS xmm xmm/m128 sse1 Return Maximum Packed Single-FP Values
F3 0F 5F r MAXSS xmm xmm/m32 sse1 Return Maximum Scalar Single-FP Value
66 0F 5F r MAXPD xmm xmm/m128 sse2 Return Maximum Packed Double-FP Values
F2 0F 5F r MAXSD xmm xmm/m64 sse2 Return Maximum Scalar Double-FP Value
0F 60 r PUNPCKLBW mm mm/m64 mmx Unpack Low Data
66 0F 60 r PUNPCKLBW xmm xmm/m128 sse2 Unpack Low Data
0F 61 r PUNPCKLWD mm mm/m64 mmx Unpack Low Data
66 0F 61 r PUNPCKLWD xmm xmm/m128 sse2 Unpack Low Data
0F 62 r PUNPCKLDQ mm mm/m64 mmx Unpack Low Data
66 0F 62 r PUNPCKLDQ xmm xmm/m128 sse2 Unpack Low Data
0F 63 r PACKSSWB mm mm/m64 mmx Pack with Signed Saturation
66 0F 63 r PACKSSWB xmm xmm/m128 sse2 Pack with Signed Saturation
0F 64 r PCMPGTB mm mm/m64 mmx Compare Packed Signed Integers for Greater Than
66 0F 64 r PCMPGTB xmm xmm/m128 sse2 Compare Packed Signed Integers for Greater Than
0F 65 r PCMPGTW mm mm/m64 mmx Compare Packed Signed Integers for Greater Than
66 0F 65 r PCMPGTW xmm xmm/m128 sse2 Compare Packed Signed Integers for Greater Than
0F 66 r PCMPGTD mm mm/m64 mmx Compare Packed Signed Integers for Greater Than
66 0F 66 r PCMPGTD xmm xmm/m128 sse2 Compare Packed Signed Integers for Greater Than
0F 67 r PACKUSWB mm mm/m64 mmx Pack with Unsigned Saturation
66 0F 67 r PACKUSWB xmm xmm/m128 sse2 Pack with Unsigned Saturation
0F 68 r PUNPCKHBW mm mm/m64 mmx Unpack High Data
66 0F 68 r PUNPCKHBW xmm xmm/m128 sse2 Unpack High Data
0F 69 r PUNPCKHWD mm mm/m64 mmx Unpack High Data
66 0F 69 r PUNPCKHWD xmm xmm/m128 sse2 Unpack High Data
0F 6A r PUNPCKHDQ mm mm/m64 mmx Unpack High Data
66 0F 6A r PUNPCKHDQ xmm xmm/m128 sse2 Unpack High Data
0F 6B r PACKSSDW mm mm/m64 mmx Pack with Signed Saturation
66 0F 6B r PACKSSDW xmm xmm/m128 sse2 Pack with Signed Saturation
66 0F 6C r PUNPCKLQDQ xmm xmm/m128 sse2 Unpack Low Data
66 0F 6D r PUNPCKHQDQ xmm xmm/m128 sse2 Unpack High Data
0F 6E r D22 E MOVD mm r/m32 mmx Move Doubleword/Quadword
MOVQ mm r/m64
66 0F 6E r D22 E MOVD xmm r/m32 sse2 Move Doubleword/Quadword
MOVQ xmm r/m64
0F 6F r MOVQ mm mm/m64 mmx Move Quadword
66 0F 6F r MOVDQA xmm xmm/m128 sse2 Move Aligned Double Quadword
F3 0F 6F r MOVDQU xmm xmm/m128 sse2 Move Unaligned Double Quadword
0F 70 r PSHUFW mm mm/m64 imm8 sse1 Shuffle Packed Words
F2 0F 70 r PSHUFLW xmm xmm/m128 imm8 sse2 Shuffle Packed Low Words
F3 0F 70 r PSHUFHW xmm xmm/m128 imm8 sse2 Shuffle Packed High Words
66 0F 70 r PSHUFD xmm xmm/m128 imm8 sse2 Shuffle Packed Doublewords
0F 71 2 PSRLW mm imm8 mmx Shift Packed Data Right Logical
66 0F 71 2 PSRLW xmm imm8 sse2 Shift Packed Data Right Logical
0F 71 4 PSRAW mm imm8 mmx Shift Packed Data Right Arithmetic
66 0F 71 4 PSRAW xmm imm8 sse2 Shift Packed Data Right Arithmetic
0F 71 6 PSLLW mm imm8 mmx Shift Packed Data Left Logical
66 0F 71 6 PSLLW xmm imm8 sse2 Shift Packed Data Left Logical
0F 72 2 PSRLD mm imm8 mmx Shift Double Quadword Right Logical
66 0F 72 2 PSRLD xmm imm8 sse2 Shift Double Quadword Right Logical
0F 72 4 PSRAD mm imm8 mmx Shift Packed Data Right Arithmetic
66 0F 72 4 PSRAD xmm imm8 sse2 Shift Packed Data Right Arithmetic
0F 72 6 PSLLD mm imm8 mmx Shift Packed Data Left Logical
66 0F 72 6 PSLLD xmm imm8 sse2 Shift Packed Data Left Logical
0F 73 2 PSRLQ mm imm8 mmx Shift Packed Data Right Logical
66 0F 73 2 PSRLQ xmm imm8 sse2 Shift Packed Data Right Logical
66 0F 73 3 PSRLDQ xmm imm8 sse2 Shift Double Quadword Right Logical
0F 73 6 PSLLQ mm imm8 mmx Shift Packed Data Left Logical
66 0F 73 6 PSLLQ xmm imm8 sse2 Shift Packed Data Left Logical
66 0F 73 7 PSLLDQ xmm imm8 sse2 Shift Double Quadword Left Logical
0F 74 r PCMPEQB mm mm/m64 mmx Compare Packed Data for Equal
66 0F 74 r PCMPEQB xmm xmm/m128 sse2 Compare Packed Data for Equal
0F 75 r PCMPEQW mm mm/m64 mmx Compare Packed Data for Equal
66 0F 75 r PCMPEQW xmm xmm/m128 sse2 Compare Packed Data for Equal
0F 76 r PCMPEQD mm mm/m64 mmx Compare Packed Data for Equal
66 0F 76 r PCMPEQD xmm xmm/m128 sse2 Compare Packed Data for Equal
0F 77 EMMS mmx Empty MMX Technology State
0F 78 r D33 E 0 VMREAD r/m64 r64 vmx o..szapc o..szapc Read Field from Virtual-Machine Control Structure
0F 79 r D33 E 0 VMWRITE r64 r/m64 vmx o..szapc o..szapc Write Field to Virtual-Machine Control Structure
66 0F 7C r HADDPD xmm xmm/m128 sse3 Packed Double-FP Horizontal Add
F2 0F 7C r HADDPS xmm xmm/m128 sse3 Packed Single-FP Horizontal Add
66 0F 7D r HSUBPD xmm xmm/m128 sse3 Packed Double-FP Horizontal Subtract
F2 0F 7D r HSUBPS xmm xmm/m128 sse3 Packed Single-FP Horizontal Subtract
0F 7E r D22 E MOVD r/m32 mm mmx Move Doubleword/Quadword
MOVQ r/m64 mm
66 0F 7E r D22 E MOVD r/m32 xmm sse2 Move Doubleword/Quadword
MOVQ r/m64 xmm
F3 0F 7E r MOVQ xmm xmm/m64 sse2 Move Quadword
0F 7F r MOVQ mm/m64 mm mmx Move Quadword
66 0F 7F r MOVDQA xmm/m128 xmm sse2 Move Aligned Double Quadword
F3 0F 7F r MOVDQU xmm/m128 xmm sse2 Move Unaligned Double Quadword
0F 80 D32 JO rel16/32 o....... Jump near if overflow (OF=1)
0F 81 D32 JNO rel16/32 o....... Jump near if not overflow (OF=0)
0F 82 D32 JB rel16/32 .......c Jump near if below/not above or equal/carry (CF=1)
JNAE rel16/32
JC rel16/32
0F 83 D32 JNB rel16/32 .......c Jump near if not below/above or equal/not carry (CF=0)
JAE rel16/32
JNC rel16/32
0F 84 D32 JZ rel16/32 ....z... Jump near if zero/equal (ZF=1)
JE rel16/32
0F 85 D32 JNZ rel16/32 ....z... Jump near if not zero/not equal (ZF=0)
JNE rel16/32
0F 86 D32 JBE rel16/32 ....z..c Jump near if below or equal/not above (CF=1 OR ZF=1)
JNA rel16/32
0F 87 D32 JNBE rel16/32 ....z..c Jump near if not below or equal/above (CF=0 AND ZF=0)
JA rel16/32
0F 88 D32 JS rel16/32 ...s.... Jump near if sign (SF=1)
0F 89 D32 JNS rel16/32 ...s.... Jump near if not sign (SF=0)
0F 8A D32 JP rel16/32 ......p. Jump near if parity/parity even (PF=1)
JPE rel16/32
0F 8B D32 JNP rel16/32 ......p. Jump near if not parity/parity odd (PF=0)
JPO rel16/32
0F 8C D32 JL rel16/32 o..s.... Jump near if less/not greater (SF!=OF)
JNGE rel16/32
0F 8D D32 JNL rel16/32 o..s.... Jump near if not less/greater or equal (SF=OF)
JGE rel16/32
0F 8E D32 JLE rel16/32 o..sz... Jump near if less or equal/not greater ((ZF=1) OR (SF!=OF))
JNG rel16/32
0F 8F D32 JNLE rel16/32 o..sz... Jump near if not less nor equal/greater ((ZF=0) AND (SF=OF))
JG rel16/32
0F 90 0 D24 SETO r/m8 o....... Set Byte on Condition - overflow (OF=1)
0F 91 0 D24 SETNO r/m8 o....... Set Byte on Condition - not overflow (OF=0)
0F 92 0 D24 SETB r/m8 .......c Set Byte on Condition - below/not above or equal/carry (CF=1)
SETNAE r/m8
SETC r/m8
0F 93 0 D24 SETNB r/m8 .......c Set Byte on Condition - not below/above or equal/not carry (CF=0)
SETAE r/m8
SETNC r/m8
0F 94 0 D24 SETZ r/m8 ....z... Set Byte on Condition - zero/equal (ZF=1)
SETE r/m8
0F 95 0 D24 SETNZ r/m8 ....z... Set Byte on Condition - not zero/not equal (ZF=0)
SETNE r/m8
0F 96 0 D24 SETBE r/m8 ....z..c Set Byte on Condition - below or equal/not above (CF=1 OR ZF=1)
SETNA r/m8
0F 97 0 D24 SETNBE r/m8 ....z..c Set Byte on Condition - not below or equal/above (CF=0 AND ZF=0)
SETA r/m8
0F 98 0 D24 SETS r/m8 ...s.... Set Byte on Condition - sign (SF=1)
0F 99 0 D24 SETNS r/m8 ...s.... Set Byte on Condition - not sign (SF=0)
0F 9A 0 D24 SETP r/m8 ......p. Set Byte on Condition - parity/parity even (PF=1)
SETPE r/m8
0F 9B 0 D24 SETNP r/m8 ......p. Set Byte on Condition - not parity/parity odd (PF=0)
SETPO r/m8
0F 9C 0 D24 SETL r/m8 o..s.... Set Byte on Condition - less/not greater (SF!=OF)
SETNGE r/m8
0F 9D 0 D24 SETNL r/m8 o..s.... Set Byte on Condition - not less/greater or equal (SF=OF)
SETGE r/m8
0F 9E 0 D24 SETLE r/m8 o..sz... Set Byte on Condition - less or equal/not greater ((ZF=1) OR (SF!=OF))
SETNG r/m8
0F 9F 0 D24 SETNLE r/m8 o..sz... Set Byte on Condition - not less nor equal/greater ((ZF=0) AND (SF=OF))
SETG r/m8
0F A0 PUSH FS Push Word, Doubleword or Quadword Onto the Stack
0F A1 POP FS Pop a Value from the Stack
0F A2 CPUID IA32_BIOS_SIG… EAX ECX ... CPU Identification
0F A3 r BT r/m16/32/64 r16/32/64 o..szapc .......c o..szap. Bit Test
0F A4 r SHLD r/m16/32/64 r16/32/64 imm8 o..szapc o..sz.pc o....a.c Double Precision Shift Left
0F A5 r SHLD r/m16/32/64 r16/32/64 CL o..szapc o..sz.pc o....a.c Double Precision Shift Left
0F A8 PUSH GS Push Word, Doubleword or Quadword Onto the Stack
0F A9 POP GS Pop a Value from the Stack
0F AA S RSM Flags Resume from System Management Mode
0F AB r L BTS r/m16/32/64 r16/32/64 o..szapc .......c o..szap. Bit Test and Set
0F AC r SHRD r/m16/32/64 r16/32/64 imm8 o..szapc o..sz.pc o....a.c Double Precision Shift Right
0F AD r SHRD r/m16/32/64 r16/32/64 CL o..szapc o..sz.pc o....a.c Double Precision Shift Right
0F AE 0 FXSAVE m512 ST ST1 ... Save x87 FPU, MMX, XMM, and MXCSR State
0F AE 0 E FXSAVE m512 ST ST1 ... Save x87 FPU, MMX, XMM, and MXCSR State
0F AE 1 FXRSTOR ST ST1 ST2 ... Restore x87 FPU, MMX, XMM, and MXCSR State
0F AE 1 E FXRSTOR ST ST1 ST2 ... Restore x87 FPU, MMX, XMM, and MXCSR State
0F AE 2 LDMXCSR m32 sse1 Load MXCSR Register
0F AE 3 STMXCSR m32 sse1 Store MXCSR Register State
0F AE 4 C2++ XSAVE m EDX EAX ... Save Processor Extended States
0F AE 4 C2++ E XSAVE m EDX EAX ... Save Processor Extended States
0F AE 5 LFENCE sse2 Load Fence
0F AE 5 C2++ E XRSTOR ST ST1 ST2 ... Restore Processor Extended States
0F AE 6 MFENCE sse2 Memory Fence
0F AE 7 SFENCE sse1 Store Fence
0F AE 7 CLFLUSH m8 sse2 Flush Cache Line
0F AF r IMUL r16/32/64 r/m16/32/64 o..szapc o......c ...szap. Signed Multiply
0F B0 r D25 L CMPXCHG r/m8 AL r8 o..szapc o..szapc Compare and Exchange
0F B1 r D25 L CMPXCHG r/m16/32/64 rAX r16/32/64 o..szapc o..szapc Compare and Exchange
0F B2 r D26 LSS SS r16/32/64 m16:16/32/64 Load Far Pointer
0F B3 r L BTR r/m16/32/64 r16/32/64 o..szapc .......c o..szap. Bit Test and Reset
0F B4 r D26 LFS FS r16/32/64 m16:16/32/64 Load Far Pointer
0F B5 r D26 LGS GS r16/32/64 m16:16/32/64 Load Far Pointer
0F B6 r MOVZX r16/32/64 r/m8 Move with Zero-Extend
0F B7 r MOVZX r16/32/64 r/m16 Move with Zero-Extend
F3 0F B8 r C2++ POPCNT r16/32/64 r/m16/32/64 o..szapc o..s.apc Bit Population Count
0F B9 r M27 UD r r/m Undefined Instruction
0F BA 4 BT r/m16/32/64 imm8 o..szapc .......c o..szap. Bit Test
0F BA 5 L BTS r/m16/32/64 imm8 o..szapc .......c o..szap. Bit Test and Set
0F BA 6 L BTR r/m16/32/64 imm8 o..szapc .......c o..szap. Bit Test and Reset
0F BA 7 L BTC r/m16/32/64 imm8 o..szapc .......c o..szap. Bit Test and Complement
0F BB r L BTC r/m16/32/64 r16/32/64 o..szapc .......c o..szap. Bit Test and Complement
0F BC r D28 BSF r16/32/64 r/m16/32/64 o..szapc ....z... o..s.apc Bit Scan Forward
0F BD r D28 BSR r16/32/64 r/m16/32/64 o..szapc ....z... o..s.apc Bit Scan Reverse
0F BE r MOVSX r16/32/64 r/m8 Move with Sign-Extension
0F BF r MOVSX r16/32/64 r/m16 Move with Sign-Extension
0F C0 r L XADD r/m8 r8 o..szapc o..szapc Exchange and Add
0F C1 r L XADD r/m16/32/64 r16/32/64 o..szapc o..szapc Exchange and Add
0F C2 r CMPPS xmm xmm/m128 imm8 sse1 Compare Packed Single-FP Values
F3 0F C2 r CMPSS xmm xmm/m32 imm8 sse1 Compare Scalar Single-FP Values
66 0F C2 r CMPPD xmm xmm/m128 imm8 sse2 Compare Packed Double-FP Values
F2 0F C2 r CMPSD xmm xmm/m64 imm8 sse2 Compare Scalar Double-FP Values
0F C3 r MOVNTI m32/64 r32/64 sse2 Store Doubleword Using Non-Temporal Hint
0F C4 r PINSRW mm r32/64 imm8 sse1 Insert Word
PINSRW mm m16 imm8
66 0F C4 r PINSRW xmm r32/64 imm8 sse1 Insert Word
PINSRW xmm m16 imm8
0F C5 r PEXTRW r32/64 mm imm8 sse1 Extract Word
66 0F C5 r PEXTRW r32/64 xmm imm8 sse1 Extract Word
0F C6 r SHUFPS xmm xmm/m128 imm8 sse1 Shuffle Packed Single-FP Values
66 0F C6 r SHUFPD xmm xmm/m128 imm8 sse2 Shuffle Packed Double-FP Values
0F C7 1 D29 L CMPXCHG8B m64 EAX EDX ... ....z... ....z... Compare and Exchange Bytes
0F C7 1 D29 E L CMPXCHG8B m64 EAX EDX ... ....z... ....z... Compare and Exchange Bytes
CMPXCHG16B m128 RAX RDX ...
0F C7 6 D33 P 0 VMPTRLD m64 vmx o..szapc o..szapc Load Pointer to Virtual-Machine Control Structure
66 0F C7 6 D33 P 0 VMCLEAR m64 vmx o..szapc o..szapc Clear Virtual-Machine Control Structure
F3 0F C7 6 D33 P 0 VMXON m64 vmx o..szapc o..szapc Enter VMX Operation
0F C7 7 D33 P 0 VMPTRST m64 vmx o..szapc o..szapc Store Pointer to Virtual-Machine Control Structure
0F C8+r D30 BSWAP r16/32/64 Byte Swap
66 0F D0 r ADDSUBPD xmm xmm/m128 sse3 Packed Double-FP Add/Subtract
F2 0F D0 r ADDSUBPS xmm xmm/m128 sse3 Packed Single-FP Add/Subtract
0F D1 r PSRLW mm mm/m64 mmx Shift Packed Data Right Logical
66 0F D1 r PSRLW xmm xmm/m128 sse2 Shift Packed Data Right Logical
0F D2 r PSRLD mm mm/m64 mmx Shift Packed Data Right Logical
66 0F D2 r PSRLD xmm xmm/m128 sse2 Shift Packed Data Right Logical
0F D3 r PSRLQ mm mm/m64 mmx Shift Packed Data Right Logical
66 0F D3 r PSRLQ xmm xmm/m128 sse2 Shift Packed Data Right Logical
0F D4 r PADDQ mm mm/m64 sse2 Add Packed Quadword Integers
66 0F D4 r PADDQ xmm xmm/m128 sse2 Add Packed Quadword Integers
0F D5 r PMULLW mm mm/m64 mmx Multiply Packed Signed Integers and Store Low Result
66 0F D5 r PMULLW xmm xmm/m128 sse2 Multiply Packed Signed Integers and Store Low Result
66 0F D6 r MOVQ xmm/m64 xmm sse2 Move Quadword
F3 0F D6 r MOVQ2DQ xmm mm sse2 Move Quadword from MMX Technology to XMM Register
F2 0F D6 r MOVDQ2Q mm xmm sse2 Move Quadword from XMM to MMX Technology Register
0F D7 r PMOVMSKB r32/64 mm sse1 Move Byte Mask
66 0F D7 r PMOVMSKB r32/64 xmm sse1 Move Byte Mask
0F D8 r PSUBUSB mm mm/m64 mmx Subtract Packed Unsigned Integers with Unsigned Saturation
66 0F D8 r PSUBUSB xmm xmm/m128 sse2 Subtract Packed Unsigned Integers with Unsigned Saturation
0F D9 r PSUBUSW mm mm/m64 mmx Subtract Packed Unsigned Integers with Unsigned Saturation
66 0F D9 r PSUBUSW xmm xmm/m128 sse2 Subtract Packed Unsigned Integers with Unsigned Saturation
0F DA r PMINUB mm mm/m64 sse1 Minimum of Packed Unsigned Byte Integers
66 0F DA r PMINUB xmm xmm/m128 sse1 Minimum of Packed Unsigned Byte Integers
0F DB r PAND mm mm/m64 mmx Logical AND
66 0F DB r PAND xmm xmm/m128 sse2 Logical AND
0F DC r PADDUSB mm mm/m64 mmx Add Packed Unsigned Integers with Unsigned Saturation
66 0F DC r PADDUSB xmm xmm/m128 sse2 Add Packed Unsigned Integers with Unsigned Saturation
0F DD r PADDUSW mm mm/m64 mmx Add Packed Unsigned Integers with Unsigned Saturation
66 0F DD r PADDUSW xmm xmm/m128 sse2 Add Packed Unsigned Integers with Unsigned Saturation
0F DE r PMAXUB mm mm/m64 sse1 Maximum of Packed Unsigned Byte Integers
66 0F DE r PMAXUB xmm xmm/m128 sse1 Maximum of Packed Unsigned Byte Integers
0F DF r PANDN mm mm/m64 mmx Logical AND NOT
66 0F DF r PANDN xmm xmm/m128 sse2 Logical AND NOT
0F E0 r PAVGB mm mm/m64 sse1 Average Packed Integers
66 0F E0 r PAVGB xmm xmm/m128 sse1 Average Packed Integers
0F E1 r PSRAW mm mm/m64 mmx Shift Packed Data Right Arithmetic
66 0F E1 r PSRAW xmm xmm/m128 sse2 Shift Packed Data Right Arithmetic
0F E2 r PSRAD mm mm/m64 mmx Shift Packed Data Right Arithmetic
66 0F E2 r PSRAD xmm xmm/m128 sse2 Shift Packed Data Right Arithmetic
0F E3 r PAVGW mm mm/m64 sse1 Average Packed Integers
66 0F E3 r PAVGW xmm xmm/m128 sse1 Average Packed Integers
0F E4 r PMULHUW mm mm/m64 sse1 Multiply Packed Unsigned Integers and Store High Result
66 0F E4 r PMULHUW xmm xmm/m128 sse1 Multiply Packed Unsigned Integers and Store High Result
0F E5 r PMULHW mm mm/m64 mmx Multiply Packed Signed Integers and Store High Result
66 0F E5 r PMULHW xmm xmm/m128 sse2 Multiply Packed Signed Integers and Store High Result
F2 0F E6 r CVTPD2DQ xmm xmm/m128 sse2 Convert Packed Double-FP Values to DW Integers
66 0F E6 r CVTTPD2DQ xmm xmm/m128 sse2 Convert with Trunc. Packed Double-FP Values to DW Integers
F3 0F E6 r CVTDQ2PD xmm xmm/m128 sse2 Convert Packed DW Integers to Double-FP Values
0F E7 r MOVNTQ m64 mm sse1 Store of Quadword Using Non-Temporal Hint
66 0F E7 r MOVNTDQ m128 xmm sse2 Store Double Quadword Using Non-Temporal Hint
0F E8 r PSUBSB mm mm/m64 mmx Subtract Packed Signed Integers with Signed Saturation
66 0F E8 r PSUBSB xmm xmm/m128 sse2 Subtract Packed Signed Integers with Signed Saturation
0F E9 r PSUBSW mm mm/m64 mmx Subtract Packed Signed Integers with Signed Saturation
66 0F E9 r PSUBSW xmm xmm/m128 sse2 Subtract Packed Signed Integers with Signed Saturation
0F EA r PMINSW mm mm/m64 sse1 Minimum of Packed Signed Word Integers
66 0F EA r PMINSW xmm xmm/m128 sse1 Minimum of Packed Signed Word Integers
0F EB r POR mm mm/m64 mmx Bitwise Logical OR
66 0F EB r POR xmm xmm/m128 sse2 Bitwise Logical OR
0F EC r PADDSB mm mm/m64 mmx Add Packed Signed Integers with Signed Saturation
66 0F EC r PADDSB xmm xmm/m128 sse2 Add Packed Signed Integers with Signed Saturation
0F ED r PADDSW mm mm/m64 mmx Add Packed Signed Integers with Signed Saturation
66 0F ED r PADDSW xmm xmm/m128 sse2 Add Packed Signed Integers with Signed Saturation
0F EE r PMAXSW mm mm/m64 sse1 Maximum of Packed Signed Word Integers
66 0F EE r PMAXSW xmm xmm/m128 sse1 Maximum of Packed Signed Word Integers
0F EF r PXOR mm mm/m64 mmx Logical Exclusive OR
66 0F EF r PXOR xmm xmm/m128 sse2 Logical Exclusive OR
F2 0F F0 r LDDQU xmm m128 sse3 Load Unaligned Integer 128 Bits
0F F1 r PSLLW mm mm/m64 mmx Shift Packed Data Left Logical
66 0F F1 r PSLLW xmm xmm/m128 sse2 Shift Packed Data Left Logical
0F F2 r PSLLD mm mm/m64 mmx Shift Packed Data Left Logical
66 0F F2 r PSLLD xmm xmm/m128 sse2 Shift Packed Data Left Logical
0F F3 r PSLLQ mm mm/m64 mmx Shift Packed Data Left Logical
66 0F F3 r PSLLQ xmm xmm/m128 sse2 Shift Packed Data Left Logical
0F F4 r PMULUDQ mm mm/m64 sse2 Multiply Packed Unsigned DW Integers
66 0F F4 r PMULUDQ xmm xmm/m128 sse2 Multiply Packed Unsigned DW Integers
0F F5 r PMADDWD mm mm/m64 mmx Multiply and Add Packed Integers
66 0F F5 r PMADDWD xmm xmm/m128 sse2 Multiply and Add Packed Integers
0F F6 r PSADBW mm mm/m64 sse1 Compute Sum of Absolute Differences
66 0F F6 r PSADBW xmm xmm/m128 sse1 Compute Sum of Absolute Differences
0F F7 r D31 MASKMOVQ m64 mm mm sse1 Store Selected Bytes of Quadword
66 0F F7 r MASKMOVDQU m128 xmm xmm sse2 Store Selected Bytes of Double Quadword
0F F8 r PSUBB mm mm/m64 mmx Subtract Packed Integers
66 0F F8 r PSUBB xmm xmm/m128 sse2 Subtract Packed Integers
0F F9 r PSUBW mm mm/m64 mmx Subtract Packed Integers
66 0F F9 r PSUBW xmm xmm/m128 sse2 Subtract Packed Integers
0F FA r PSUBD mm mm/m64 mmx Subtract Packed Integers
66 0F FA r PSUBD xmm xmm/m128 sse2 Subtract Packed Integers
0F FB r PSUBQ mm mm/m64 sse2 Subtract Packed Quadword Integers
66 0F FB r PSUBQ xmm xmm/m128 sse2 Subtract Packed Quadword Integers
0F FC r PADDB mm mm/m64 mmx Add Packed Integers
66 0F FC r PADDB xmm xmm/m128 sse2 Add Packed Integers
0F FD r PADDW mm mm/m64 mmx Add Packed Integers
66 0F FD r PADDW xmm xmm/m128 sse2 Add Packed Integers
0F FE r PADDD mm mm/m64 mmx Add Packed Integers
66 0F FE r PADDD xmm xmm/m128 sse2 Add Packed Integers

Printing is not enabled. You can order a printed copy in the store, or get access to benefits, which include also printable HTML and PDF files.

General notes:

  1. 90 NOP
    1. 90 NOP is not really aliased to XCHG eAX, eAX instruction. This is important in 64-bit mode where the implicit zero-extension to RAX does not happen
  2. LAHF, SAHF
    1. Invalid on early steppings of EM64T architecture; that's why they need CPUID.80000001H:ECX.LAHF-SAHF[bit 0]
  3. SAL
    1. sandpile.org -- IA-32 architecture -- opcode groups
  4. D6 and F1 opcodes
    1. Intel 64 and IA-32 Architecture Software Developer's Manual Volume 3: System Programming Guide, Interrupt and Exception Handling
  5. FSTP1
    1. Christian Ludloff wrote: While FSTP (D9 /3, mod < 11b), FSTP8 (DF /2, mod = 11b), and FSTP9 (DF /3, mod = 11b) do signal stack underflow, FSTP1 (D9 /3, mod = 11b) does not.
  6. FNENI and FNDISI
    1. INTEL 80287 PROGRAMMER'S REFERENCE MANUAL 1987, Processor Control Instructions: The 8087 instructions FENI and FDISI perform no function in the 80287. If these opcodes are detected in an 80286/80287 instruction stream, the 80287 will perform no specific operation and no internal states will be affected.
  7. FNSETPM
    1. INTEL 80387 PROGRAMMER'S REFERENCE MANUAL 1987, 6.1.2 Independent of CPU Addressing Modes: Unlike the 80287, the 80387 is not sensitive to the addressing and memory management of the CPU. The 80387 operates the same regardless of whether the 80386 CPU is operating in real-address mode, in protected mode, or in virtual 8086 mode.
  8. FFREEP
    1. INTEL 80287 PROGRAMMER'S REFERENCE MANUAL 1987, Table A-2. Machine Instruction Decoding Guide: If the 80287 encounters one of these encodings (DF /1, mod = 11b) in the instruction stream, it will execute it as follows: FFREE ST(i) and pop stack
    2. Intel Architecture Optimization Reference Manual PIII, Table C-1 Pentium II and Pentium III Processors Instruction to Decoder Specification
    3. AMD Athlon Processor x86 Code Optimization Guide, Chapter 9, Use FFREEP Macro to Pop One Register from the FPU Stack
    4. sandpile.org -- IA-32 architecture -- ESC (FP) opcodes
  9. X87 aliases
    1. sandpile.org -- IA-32 architecture -- ESC (FP) opcodes
  10. INT1, ICEBP
    1. sandpile.org -- IA-32 architecture -- one byte opcodes
    2. AMD64 Architecture Programmer's Manual Volume 3, Table One-Bytes Opcodes
    3. Christian Ludloff wrote: Unlike INT 1 (CDh,01h), INT1 (F1h) doesn't perform the IOPL or DPL check and it can't be redirected via the TSS32.IRB.
  11. REP prefixes
    1. Flags aren't updated until after the last iteration to make the operation faster
  12. TEST
    1. sandpile.org -- IA-32 architecture -- opcode groups
    2. Christian Ludloff wrote: While the latest Intel manuals still omit this de-facto standard, the recent x86-64 manuals from AMD document it.
    3. AMD64 Architecture Programmer's Manual Volume 3, Table One-Byte and Two-Byte Opcode ModRM Extensions
  13. CALLF, JMPF
    1. AMD64 Architecture Programmer's Manual Volume 3: If the operand-size is 32 or 64 bits, the operand is a 16-bit selector followed by a 32-bit offset. (On AMD64 architecture, 64-bit offset is not supported)
  14. SMSW r32/64
    1. Some processors support reading whole CR0 register, causing a security flaw.
  15. SYSCALL
    1. On AMD64 architecture, SYSCALL is valid also in legacy mode
  16. 0F0D NOP
    1. Intel 64 and IA-32 Architecture Software Developer's Manual Volume 2B: Instruction Set Reference, N-Z, Two-byte Opcode Map
    2. AMD architecture maps 3DNow! PREFETCH instructions here
  17. Hintable NOP
    1. See U.S. Patent 5,701,442
    2. sandpile.org -- IA-32 architecture -- opcode groups
  18. MOV from/to CRn, DRn, TRn
    1. Christian Ludloff wrote: For the MOVs from/to CRx/DRx/TRx, mod=00b/01b/10b is aliased to 11b.
    2. AMD64 Architecture Programmer's Manual Volume 3, System Instruction Reference: This instruction is always treated as a register-to-register instruction, regardless of the encoding of the MOD field in the MODR/M byte.
  19. SYSENTER
    1. On AMD64 architecture, SYSENTER is valid only in legacy mode.
  20. SYSEXIT
    1. On AMD64 architecture, SYSEXIT is not valid in long mode.
  21. GETSEC Leaf Functions
    1. Intel 64 and IA-32 Architecture Software Developer's Manual Volume 2B: Instruction Set Reference, N-Z: The GETSEC instruction supports multiple leaf functions. Leaf functions are selected by the value in EAX at the time GETSEC is executed. The following leaf functions are available: CAPABILITIES, ENTERACCS, EXITAC, SENTER, SEXIT, PARAMETERS, SMCTRL, WAKEUP. GETSEC instruction operands are specific to selected leaf function.
  22. MOVQ
    1. On AMD64 architecture, only MOVD mnemonic is used.
  23. CMOVcc
    1. The destination register operand is zero-extended to 64 bits even if the condition is not satisfied.
  24. SETcc
    1. AMD64 Architecture Programmers Manual Volume 3: General-Purpose and System Instructions: The reg field in the ModR/M byte is unused.
  25. CMPXCHG with memory operand
    1. Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A: Instruction Set Reference, A-M: This instruction can be used with a LOCK prefix …. To simplify the interface to the processor's bus, the destination operand receives a write cycle without regard to the result of the comparison.
    2. AMD64 Architecture Programmers Manual Volume 3: General-Purpose and System Instructions: CMPXCHG always does a read-modify-write on the memory operand.
  26. LFS, LGS, LSS
    1. AMD64 Architecture Programmers Manual Volume 3: General-Purpose and System Instructions: Executing LFS, LGS, or LSS with a 64-bit operand size only loads a 32-bit general purpose register and the specified segment register. (On AMD64 architecture, 64-bit offset is not supported)
  27. 0FB9 UD
    1. Intel 64 and IA-32 Architecture Software Developer's Manual Volume 2B: Instruction Set Reference, N-Z, Two-byte Opcode Map
    2. sandpile.org -- IA-32 architecture -- two byte opcodes
  28. BSF, BSR
    1. On AMD64 architecture, BSF and BSR instructions act differently if the content of the source operand is 0
  29. CMPXCHG8B, CMPXCHG16B
    1. Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A: Instruction Set Reference, A-M: This instruction can be used with a LOCK prefix …. To simplify the interface to the processor's bus, the destination operand receives a write cycle without regard to the result of the comparison.
    2. AMD64 Architecture Programmers Manual Volume 3: General-Purpose and System Instructions: The CMPXCHG8B and CMPXCHG16B instructions always do a read-modify-write on the memory operand.
    3. CMPXCHG16B is invalid on early steppings of AMD64 architecture.
  30. BSWAP r16
    1. Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A: Instruction Set Reference, A-M: When the BSWAP instruction references a 16-bit register, the result is undefined.
    2. AMD64 Architecture Programmer's Manual Volume 3: General-Purpose and System Instructions: The result of applying the BSWAP instruction to a 16-bit register is undefined.
  31. MASKMOVQ
    1. Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A: Instruction Set Reference, A-M: This instruction causes a transition from x87 FPU to MMX technology state.
  32. Short and near jumps
    1. Use of operand-size prefix in 64-bit mode may result in implementation-dependent behaviour; on AMD64 architecture, this prefix acts as expected
  33. Intel VMX
    1. Intel VMX is not binary-compatible with AMD SVM
  34. Intel SSE4
    1. AMD64 architecture does not support SSE4 instructions but PTEST as part of SSE5

Notes for the Ring Level, used in case of f mark:

  1. rFlags.IOPL
  2. CR4.TSD[bit 2]
  3. CR4.PCE[bit 8]

Create a hypertext reference to this edition's opcode (append hexadecimal opcode at the end of the following line):

http://ref.x86asm.net/coder64.html#x

32/64-bit ModR/M Byte

REX.R=1
r8(/r) without REX prefix AL CL DL BL AH CH DH BH
r8(/r) with any REX prefix AL CL DL BL SPL BPL SIL DIL R8B R9B R10B R11B R12B R13B R14B R15B
r16(/r) AX CX DX BX SP BP SI DI R8W R9W R10W R11W R12W R13W R14W R15W
r32(/r) EAX ECX EDX EBX ESP EBP ESI EDI R8D R9D R10D R11D R12D R13D R14D R15D
r64(/r) RAX RCX RDX RBX RSP RBP RSI RDI R8 R9 R10 R11 R12 R13 R14 R15
mm(/r) MM0 MM1 MM2 MM3 MM4 MM5 MM6 MM7 MM0 MM1 MM2 MM3 MM4 MM5 MM6 MM7
xmm(/r) XMM0 XMM1 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 XMM8 XMM9 XMM10 XMM11 XMM12 XMM13 XMM14 XMM15
sreg ES CS SS DS FS GS res. res. ES CS SS DS FS GS res. res.
eee CR0 invd CR2 CR3 CR4 invd invd invd CR8 invd invd invd invd invd invd invd
eee DR0 DR1 DR2 DR3 DR41 DR51 DR6 DR7 invd invd invd invd invd invd invd invd
(In decimal) /digit (Opcode) 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
(In binary) REG = 000 001 010 011 100 101 110 111 000 001 010 011 100 101 110 111
Effective Address Effective Address REX.B=1 Mod R/M Value of ModR/M Byte (in Hex) Value of ModR/M Byte (in Hex)
[RAX/EAX] [R8/R8D] 00 000 00 08 10 18 20 28 30 38 00 08 10 18 20 28 30 38
[RCX/ECX] [R9/R9D] 001 01 09 11 19 21 29 31 39 01 09 11 19 21 29 31 39
[RDX/EDX] [R10/R10D] 010 02 0A 12 1A 22 2A 32 3A 02 0A 12 1A 22 2A 32 3A
[RBX/EBX] [R11/R11D] 011 03 0B 13 1B 23 2B 33 3B 03 0B 13 1B 23 2B 33 3B
[sib] [sib] 100 04 0C 14 1C 24 2C 34 3C 04 0C 14 1C 24 2C 34 3C
[RIP/EIP]+disp32 [RIP/EIP]+disp32 101 05 0D 15 1D 25 2D 35 3D 05 0D 15 1D 25 2D 35 3D
[RSI/ESI] [R14/R14D] 110 06 0E 16 1E 26 2E 36 3E 06 0E 16 1E 26 2E 36 3E
[RDI/EDI] [R15/R15D] 111 07 0F 17 1F 27 2F 37 3F 0F 07 17 1F 27 2F 37 3F
[RAX/EAX]+disp8 [R8/R8D]+disp8 01 000 40 48 50 58 60 68 70 78 40 48 50 58 60 68 70 78
[RCX/EDX]+disp8 [R9/R9D]+disp8 001 41 49 51 59 61 69 71 79 41 49 51 59 61 69 71 79
[RDX/EDX]+disp8 [R10/R10D]+disp8 010 42 4A 52 5A 62 6A 72 7A 42 4A 52 5A 62 6A 72 7A
[RBX/EBX]+disp8 [R11/R11D]+disp8 011 43 4B 53 5B 63 6B 73 7B 43 4B 53 5B 63 6B 73 7B
[sib]+disp8 [sib]+disp8 100 44 4C 54 5C 64 6C 74 7C 44 4C 54 5C 64 6C 74 7C
[RBP/EBP]+disp8 [R13/R13D]+disp8 101 45 4D 55 5D 65 6D 75 7D 45 4D 55 5D 65 6D 75 7D
[RSI/ESI]+disp8 [R14/R14D]+disp8 110 46 4E 56 5E 66 6E 76 7E 46 4E 56 5E 66 6E 76 7E
[RDI/EDI]+disp8 [R15/R15D]+disp8 111 47 4F 57 5F 67 6F 77 7F 47 4F 57 5F 67 6F 77 7F
[RAX/EAX]+disp32 [R8/R8D]+disp32 10 000 80 88 90 98 A0 A8 B0 B8 80 88 90 98 A0 A8 B0 B8
[RCX/ECX]+disp32 [R9/R9D]+disp32 001 81 89 91 99 A1 A9 B1 B9 81 89 91 99 A1 A9 B1 B9
[RDX/EDX]+disp32 [R10/R10D]+disp32 010 82 8A 92 9A A2 AA B2 BA 82 8A 92 9A A2 AA B2 BA
[RBX/EBX]+disp32 [R11/R11D]+disp32 011 83 8B 93 9B A3 AB B3 BB 83 8B 93 9B A3 AB B3 BB
[sib]+disp32 [sib]+disp32 100 84 8C 94 9C A4 AC B4 BC 84 8C 94 9C A4 AC B4 BC
[RBP/EBP]+disp32 [R13/R13D]+disp32 101 85 8D 95 9D A5 AD B5 BD 85 8D 95 9D A5 AD B5 BD
[RSI/ESI]+disp32 [R14/R14D]+disp32 110 86 8E 96 9E A6 AE B6 BE 86 8E 96 9E A6 AE B6 BE
[RDI/EDI]+disp32 [R15/R15D]+disp32 111 87 8F 97 9F A7 AF B7 BF 87 8F 97 9F A7 AF B7 BF
AL/AX/EAX/RAX/ST0/MM0/XMM0 R8B/R8W/R8D/R8/ST0/MM0/XMM8 11 000 C0 C8 D0 D8 E0 E8 F0 F8 C0 C8 D0 D8 E0 E8 F0 F8
CL/CX/ECX/RCX/ST1/MM1/XMM1 R9B/R9W/R9D/R9/ST1/MM1/XMM9 001 C1 C9 D1 D9 E1 E9 F1 F9 C1 C9 D1 D9 E1 E9 F1 F9
DL/DX/EDX/RDX/ST2/MM2/XMM2 R10B/R10W/R10D/R10/ST2/MM2/XMM10 010 C2 CA D2 DA E2 EA F2 FA C2 CA D2 DA E2 EA F2 FA
BL/BX/EBX/RBX/ST3/MM3/XMM3 R11B/R11W/R11D/R11/ST3/MM3/XMM11 011 C3 CB D3 DB E3 EB F3 FB C3 CB D3 DB E3 EB F3 FB
AH/SP/ESP/RSP/ST4/MM4/XMM4 R12B/R12W/R12D/R12/ST4/MM4/XMM12 100 C4 CC D4 DC E4 EC F4 FC C4 CC D4 DC E4 EC F4 FC
CH/BP/EBP/RBP/ST5/MM5/XMM5 R13B/R13W/R13D/R13/ST5/MM5/XMM13 101 C5 CD D5 DD E5 ED F5 FD C5 CD D5 DD E5 ED F5 FD
DH/SI/ESI/RSI/ST6/MM6/XMM6 R14B/R14W/R14D/R14/ST6/MM6/XMM14 110 C6 CE D6 DE E6 EE F6 FE C6 CE D6 DE E6 EE F6 FE
BH/DI/EDI/RDI/ST7/MM7/XMM7 R15B/R15W/R15D/R15/ST7/MM7/XMM15 111 C7 CF D7 DF E7 EF F7 FF C7 CF D7 DF E7 EF F7 FF

32/64-bit SIB Byte

REX.B=1
r64 RAX RCX RDX RBX RSP →1 RSI RDI R8 R9 R10 R11 R12 →2 R14 R15
r32 EAX ECX EDX EBX ESP →1 ESI EDI R8D R9D R10D R11D R12D →2 R14D R15D
(In decimal) Base = 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
(In binary) Base = 000 001 010 011 100 101 110 111 000 001 010 011 100 101 110 111
Scaled Index Scaled Index
REX.X=1		 SS Index Value of SIB Byte (in Hex) Value of SIB Byte (in Hex)
[RAX/EAX] [R8/R8D] 00 000 00 01 02 03 04 05 06 07 00 01 02 03 04 05 06 07
[RCX/ECX] [R9/R9D] 001 08 09 0A 0B 0C 0D 0E 0F 08 09 0A 0B 0C 0D 0E 0F
[RDX/EDX] [R10/R10D] 010 10 11 12 13 14 15 16 17 10 11 12 13 14 15 16 17
[RBX/EBX] [R11/R11D] 011 18 19 1A 1B 1C 1D 1E 1F 18 19 1A 1B 1C 1D 1E 1F
none [R12/R12D] 100 20 21 22 23 24 25 26 27 20 21 22 23 24 25 26 27
[RBP/EBP] [R13/R13D] 101 28 29 2A 2B 2C 2D 2E 2F 28 29 2A 2B 2C 2D 2E 2F
[RSI/ESI] [R14/R14D] 110 30 31 32 33 34 35 36 37 30 31 32 33 34 35 36 37
[RDI/EDI] [R15/R15D] 111 38 39 3A 3B 3C 3D 3E 3F 38 39 3A 3B 3C 3D 3E 3F
[RAX/EAX*2] [R8/R8D*2] 01 000 40 41 42 43 44 45 46 47 40 41 42 43 44 45 46 47
[RCX/ECX*2] [R9/R9D*2] 001 48 49 4A 4B 4C 4D 4E 4F 48 49 4A 4B 4C 4D 4E 4F
[RDX/EDX*2] [R10/R10D*2] 010 50 51 52 53 54 55 56 57 50 51 52 53 54 55 56 57
[RBX/EBX*2] [R11/R11D*2] 011 58 59 5A 5B 5C 5D 5E 5F 58 59 5A 5B 5C 5D 5E 5F
none [R12/R12D*2] 100 60 61 62 63 64 65 66 67 60 61 62 63 64 65 66 67
[RBP/EBP*2] [R13/R13*2] 101 68 69 6A 6B 6C 6D 6E 6F 68 69 6A 6B 6C 6D 6E 6F
[RSI/ESI*2] [R14/R14D*2] 110 70 71 72 73 74 75 76 77 70 71 72 73 74 75 76 77
[RDI/EDI*2] [R15/R15D*2] 111 78 79 7A 7B 7C 7D 7E 7F 78 79 7A 7B 7C 7D 7E 7F
[RAX/EAX*4] [R8/R8D*4] 10 000 80 81 82 83 84 85 86 87 80 81 82 83 84 85 86 87
[RCX/ECX*4] [R9/R9D*4] 001 88 89 8A 8B 8C 8D 8E 8F 88 89 8A 8B 8C 8D 8E 8F
[RDX/EDX*4] [R10/R10D*4] 010 90 91 92 93 94 95 96 97 90 91 92 93 94 95 96 97
[RBX/EBX*4] [R11/E11D*4] 011 98 99 9A 9B 9C 9D 9E 9F 98 99 9A 9B 9C 9D 9E 9F
none [R12/R12D*4] 100 A0 A1 A2 A3 A4 A5 A6 A7 A0 A1 A2 A3 A4 A5 A6 A7
[RBP/EBP*4] [R13/R13D*4] 101 A8 A9 AA AB AC AD AE AF A8 A9 AA AB AC AD AE AF
[RSI/ESI*4] [R14/R14D*4] 110 B0 B1 B2 B3 B4 B5 B6 B7 B0 B1 B2 B3 B4 B5 B6 B7
[RDI/EDI*4] [R15/R15D*4] 111 B8 B9 BA BB BC BD BE BF B8 B9 BA BB BC BD BE BF
[RAX/EAX*8] [R8/R8D*8] 11 000 C0 C1 C2 C3 C4 C5 C6 C7 C0 C1 C2 C3 C4 C5 C6 C7
[RCX/ECX*8] [R9/R9D*8] 001 C8 C9 CA CB CC CD CE CF C8 C9 CA CB CC CD CE CF
[RDX/EDX*8] [R10/R10D*8] 010 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7
[RBX/EBX*8] [R11/R11D*8] 011 D8 D9 DA DB DC DD DE DF D8 D9 DA DB DC DD DE DF
none [R12/R12D*8] 100 E0 E1 E2 E3 E4 E5 E6 E7 E0 E1 E2 E3 E4 E5 E6 E7
[RBP/EBP*8] [R13/R13D*8] 101 E8 E9 EA EB EC ED EE EF E8 E9 EA EB EC ED EE EF
[RSI/ESI*8] [R14/R14D*8] 110 F0 F1 F2 F3 F4 F5 F6 F7 F0 F1 F2 F3 F4 F5 F6 F7
[RDI/EDI*8] [R15/R15D*8] 111 F8 F9 FA FB FC FD FE FF F8 F9 FA FB FC FD FE FF
SIB Note 1
Mod bits base
00 disp32
01 RBP/EBP+disp8
10 RBP/EBP+disp32
SIB Note 2
Mod bits base
00 disp32
01 R13/R13D+disp8
10 R13/R13D+disp32

16-bit ModR/M Byte

r8(/r) AL CL DL BL AH CH DH BH
r16(/r) AX CX DX BX SP BP SI DI
r32(/r) EAX ECX EDX EBX ESP EBP ESI EDI
mm(/r) MM0 MM1 MM2 MM3 MM4 MM5 MM6 MM7
xmm(/r) XMM0 XMM1 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7
sreg ES CS SS DS FS GS res. res.
eee CR0 invd CR2 CR3 CR4 invd invd invd
eee DR0 DR1 DR2 DR3 DR41 DR51 DR6 DR7
(In decimal) /digit (Opcode) 0 1 2 3 4 5 6 7
(In binary) REG = 000 001 010 011 100 101 110 111
Effective Address Mod R/M Value of ModR/M Byte (in Hex)
[BX+SI] 00 000 00 08 10 18 20 28 30 38
[BX+DI] 001 01 09 11 19 21 29 31 39
[BP+SI] 010 02 0A 12 1A 22 2A 32 3A
[BP+DI] 011 03 0B 13 1B 23 2B 33 3B
[SI] 100 04 0C 14 1C 24 2C 34 3C
[DI] 101 05 0D 15 1D 25 2D 35 3D
disp16 110 06 0E 16 1E 26 2E 36 3E
[BX] 111 07 0F 17 1F 27 2F 37 3F
[BX+SI]+disp8 01 000 40 48 50 58 60 68 70 78
[BX+DI]+disp8 001 41 49 51 59 61 69 71 79
[BP+SI]+disp8 010 42 4A 52 5A 62 6A 72 7A
[BP+DI]+disp8 011 43 4B 53 5B 63 6B 73 7B
[SI]+disp8 100 44 4C 54 5C 64 6C 74 7C
[DI]+disp8 101 45 4D 55 5D 65 6D 75 7D
[BP]+disp8 110 46 4E 56 5E 66 6E 76 7E
[BX]+disp8 111 47 4F 57 5F 67 6F 77 7F
[BX+SI]+disp16 10 000 80 88 90 98 A0 A8 B0 B8
[BX+DI]+disp16 001 81 89 91 99 A1 A9 B1 B9
[BP+SI]+disp16 010 82 8A 92 9A A2 AA B2 BA
[BP+DI]+disp16 011 83 8B 93 9B A3 AB B3 BB
[SI]+disp16 100 84 8C 94 9C A4 AC B4 BC
[DI]+disp16 101 85 8D 95 9D A5 AD B5 BD
[BP]+disp16 110 86 8E 96 9E A6 AE B6 BE
[BX]+disp16 111 87 8F 97 9F A7 AF B7 BF
AL/AX/EAX/ST0/MM0/XMM0 11 000 C0 C8 D0 D8 E0 E8 F0 F8
CL/CX/ECX/ST1/MM1/XMM1 001 C1 C9 D1 D9 E1 E9 F1 F9
DL/DX/EDX/ST2/MM2/XMM2 010 C2 CA D2 DA E2 EA F2 FA
BL/BX/EBX/ST3/MM3/XMM3 011 C3 CB D3 DB E3 EB F3 FB
AH/SP/ESP/ST4/MM4/XMM4 100 C4 CC D4 DC E4 EC F4 FC
CH/BP/EBP/ST5/MM5/XMM5 101 C5 CD D5 DD E5 ED F5 FD
DH/SI/ESI/ST6/MM6/XMM6 110 C6 CE D6 DE E6 EE F6 FE
BH/DI/EDI/ST7/MM7/XMM7 111 C7 CF D7 DF E7 EF F7 FF
ModR/M Note 1: Debug Registers DR4 and DR5
References to debug registers DR4 and DR5 cause an undefined opcode (#UD) exception to be generated when CR4.DE[bit 3] (Debugging Extensions) set; when clear, processor aliases references to registers DR4 and DR5 to DR6 and DR7 for compatibility with software written to run on earlier IA-32 processors.

Your Notes: